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The sensors market is huge and growing annually, of this a large sector is pressure 
Sensors. With ìncreasing demands on performance there remains a need for ultra-
miniature, high performance pressure sensors, particularly for medicai applications. 
To address this a novel capacitive pressure sensor consisting of an array of parallel 
connected diaphragms has been designed and fabricated from S I M O X substrates. 
The benefits of this include single crystal Silicon diaphragms, small, well controlied 
dimensions, single sided processing and the opportunity for electronics integration. 
Theoretical modelling of this structure predicts a high sensitivity and low stress 
device with opportunities for scaling to suit alternative applications. 
A novel, process technology was developed to achieve the required structure with the 
inclusion of procédures to address the specific issues relating to the S I M O X material. 
The sensor was fully characterised and the results demonstrated high performance 
compared with similar reported devices. Alternative structures such as cantilevers, 
bridges and resonators were fabricated as a demonstrative tool to show the feasibility 
of this technology in a wider field of applications. 
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1.0 I N T R O D U C T I O N 
This chapter introduces the project, identifying the project aims and gives a brief 
guide to the thesis. The basic construction of capacitive pressure sensors is outlined 
together with the design of the sensor utilised in this work. A n overview is given of 
silicon-on-insulator (SOI) materials, in particular, séparation by implanted oxygen 
substrates ( S I M O X ) which is used here for pressure sensor fabrication. S I M O X has a 
silicon dioxide layer implanted between the bulk silicon substrate and a thin, 
monocrystalline silicon layer which forms the top surface of the wafer. The benefits 
offered by the proposed sensor over alternative structures are outlined, with respect to 
both fabrication and performance. The research is put into context by an examination 
of the past and présent sensor and semiconductor markets along with projections for 
the future. The silicon material properties are outlined and a background to 
micromachining techniques is given. Finally a summary of the chapter is given. 
1.1 P R O J E C T A I M S 
The primary aim of this work was the fabrication and évaluation of a novel pressure 
sensor, suitable for médical applications, from an SOI substrate. This device is 
expected to display high performance, due primarily to the thin monocrystalline 
silicon sensing élément and small, well controlied diaphragm thickness and plate 
séparation resulting from the use of SOI material. The SOI microstructure takes full 
advantage of the material, by utilising sotely the monocrystalline silicon overlayer for 
the moving élément since it has improved mechanical properties compared with 
polycrystalline silicon. This was expected to provide substantial improvements in 
performance over many existing pressure sensors. A secondary aim was to design and 
fabricate a range of other microstructures by the same process as the pressure sensor. 
Thèse structures were expected to display equally high performance and the intention 
was to demonstrate the wide applicability of this research. 
In order to achieve thèse aims a full investigation into the micromachining of SOI 
material was conducted. A further objective was the development of a repeatable 
process wi l l be developed for each step of the pressure sensor fabrication. This was 
expected to incorporate non-standard steps due to the combination of SOI and small 
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dimensions while remaining compatible with standard integrated circuit (IC) 
processing techniques. The pressure sensors processed in this way would then be 
tested under applied pressure in order to demonstrate their functionality. 
A final objective was to demonstrate the potential of SOI material for the manufacture 
of pressure sensors and other microstrucrures for many applications. The multibillion 
pound, world-wide field of sensing and actuating, with current and projected rapid 
growth and continued demand for improvements to device performance gives the 
technology developed in this work increased significance. 
1.2 P R O J E C T O U T L I N E 
A feasibility study was undertaken to test the feasibility of fabricating a pressure 
sensor from a S I M O X substrate using novel micromachining techniques. These 
include controlled wet underetching, anti-stiction rinsing and polymer cavity closure. 
The possible benefits of this device were examined; such as the provision of a 
monocrystalline Silicon sensing élément, single-sided etching, and the potential for 
integrated, isolated electronics. S I M O X was considered the most appropriate SOI 
substrate for use due to the maturity of its manufacturing technology, good layer 
uniformity and appropriate layer thicknesses. A literarure survey was also conducted 
to identify the performance of similar pressure sensors currently reported, such that 
efforts could be made to fabricate a device offering improved performance. 
Simple calculations were carried out in order to estimate the membrane size necessary 
to function in the pressure range suitable to médical applications, given the 
dimensions fixed by the material. Modeiling was then used to investigate the 
behaviour of the proposed sensor with regard to sensitivity, membrane stress and 
breakage. Experiments were undertaken to identify several Silicon and Si l icon dioxide 
etchant schemes which would provide the required control, orientation depcndency 
and repeatability necessary to fabricate this sensor and other suspended structures. 
This work initially utilised Silicon with a thermal oxide coated with photoresist to 
mimic the rôle of the S I M O X top Silicon layer 
IO 
Having selected and characterised an etchant for each fabrication Step, a mask was 
prepared for S I M O X etching to form single isolated diaphragms. Limit testing 
structures were also included to provide information about undercutting 
characteristics, underetching maxima and achievable areas of material suspension. 
The novel fabrication technique developed in this work was also applied to alternative 
structures utilîsing suspended éléments such as cantilevers, bridges, cogs and 
resonators. This was intended to emphasise the potential of thèse techniques to other 
aspects of micromechanics. 
Following the fabrication and microscopie analysis o f single diaphragm structures, 
certain changes were made to both the structure geometry and processing séquence in 
Order to improve the yield. The technique for sealing the etch Windows was also tested 
on thèse structures. A mask was then designed for the fabrication of a matrix 
consisting of 50 x 50 pressure sensing diaphragms, sealing plugs and metal 
interconnects. A variety of alternative suspended structures were included on the 
mask. The matrices were then fabricated, microscopically inspected and packaged. 
Testing was carried out using a rig built to allow the controlied application o f a known 
pressure. The results were analysed in order to establish sensor parameters for 
comparison with those devices previously reported in the literature. These topics will 
be discussed in detail in chapter 5. 
1.3 T H E S I S G U I D E 
This thesis reports on the design, fabrication and testing of a novel capacitive pressure 
sensor made from a S I M O X substrate. An investigation was made of several 
fabrication techniques appropriate to the production of sensing devices. The benefits 
of a S I M O X device are examined and the relevance of the technique to alternative 
microstructures for other applications îs demonstrated. Each chapter begins with a 
summary which outlines its contents and the reason for its inclusion in the thesis. 
They are each concluded with a summary which reviews the primary outeomes of the 
work incorporated in that chapter and indicates the direction of progress. 
The first chapter introduces the work by outlining the project aims and describing SOI 
materials and the pnnciples of capacitive pressure sensing. A n overview of the range 
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of applications and the ever increasing market for thèse sensing and other 
semiconductor devices illustrâtes the importance o f this work. 
In the second chapter, standard micromachining techniques, such as photoiithography, 
etching and material déposition, which are relevant to the processing used in this 
work, are detailed. 
Chapter 3 describes the pressure sensing device which has been fabricated with regard 
to its design and the expected behaviour. A review of existing pressure sensing 
devices is given, highlighting their limitations which give opportunities for new 
device development where current devices prove inadequate. A n analysis of the 
theory of capacitive pressure sensing is detailed together with conclusions from 
simulation work. 
In Chapter 4, the expérimental techniques used in the S I M O X pressure sensor 
fabrication and analysis are discussed, identifying the innovations made to traditional 
processes. The expérimental methods used for determining and characterìsing the 
optimum etchants for each material removal step are detailed. This work has provided 
a catalogue of information on S I M O X etching for référence by future researchers. 
This information is not available in the literature. 
In chapter five the project results are presented. The expérimental results such as etch 
rates are detailed and the final process séquence is defined. Micrographs of the 
résultant structures are also included. Electrical results measured during pressure 
testing of the packaged devices are given, such as the pressure sensitivity and the 
thermal behaviour. The device performance is analysed and compared with 
characteristics for analogous sensors reported in the literature. 
In chapter six the range of other suspended microstructures fabricated by the same 
process are also described, modelled and illustrated. This demonstrates the flexibility 
of this work. 
Chapter 7 gives the conclusions of the research, présents the results and analyses its 
success. Opportunities for further work are also identified. 
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1.4 B A S I C P R I N C I P L E S O F C A P A C I T I V E P R E S S U R E S E N S I N G 
There are two main types of silicon micromachined pressure sensor, those which 
sense by capacitive means and those which sense by piezoresistive means. In 
piezoresistive sensing the strain resulting from the flexing of a membrane under 
applied pressure changes the resistance within a sensitive layer. This is commonly 
measured by a Wheatstone bridge configuration. In 1954 Smith discovered that the 
piezoresistive effect is a hundred fold greater in single crystal materials such as silicon 
than in amorphous materials [1]. 
A capacitive pressure sensor consists of a cavity, covered by a diaphragm and free to 
move under applied pressure. The base of the cavity acts as the bottom plate of a 
capacitor and the diaphragm as the top plate. As pressure is applied, the diaphragm 
deflects, bringing the two plates closer together. This increases the overall capacitance 
of the sensor. 
This change in capacitance under an applied pressure is measured and related to the 
value of the pressure, resulting in a pressure measurement system. The relationship 
between capacitance and applied pressure is dependent on the diaphragm geometry 
and method of support. 
B y connecting several micromachined pressure sensors together to form an array, a 
larger electrical signal can be obtained for a particular pressure change. The 
disadvantage is the increase in sensor dimensions and complexity. In the design of a 
capacitive pressure sensor, several parameters such as plate separation, thickness and 
area, may be used to adjust the sensor's functional pressure range. Furthermore, the 
plate separation may be chosen such that, at a particular pressure, the diaphragm and 
cavity base actually come into contact. The device wi l l then operate as a switch, 
which can also be manufactured as an array, with each element of the system 
switching at the same or different applied pressures. 
A capacitive design was used in the present work, since typical performance is 
considered superior to piezoresistive devices for low pressures and temperature 
insensitive measurements. The capacitive pressure sensor structure in this project is 
formed by the removal of a section of the buried silicon dioxide from the SOI 
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substrate, via a window in the top Silicon. The window is then plugged to form a 
continuous diaphragm free to deflect above a cavity. 
Starting with the S I M O X substrate a cavity is formed by the removal o f a section of 
the buried oxide by wet chemical underetching through a small window in the Silicon 
overlayer. The single crystal Silicon layer surrounding this window forms a diaphragm 
above the cavity. A photoresist 'plug' is used to seal the cavity. Metal électrodes and 
interconnections are then deposited to allow device capacitance measurement. This 
structure is shown in figure 1.1. A n applied pressure deflects the diaphragm, as a 
resuit o f which the capacitance between this and the substrate changes. 
Silicon 
Buried oxide 
Bulk Silicon 
substrate 
Photoresist 
plug 
Metalisation 
Etch window 
Buried oxide 
removed 
Figure 1.1 Sensor Structure. 
1.5 SILICON-ON-INSULATOR (SOI) M A T E R I A L S 
Silicon-on-insulator (SOI) material consists of a top single crystal Silicon overlayer 
separated from the single crystal Silicon substrate by a buried Silicon dioxide layer 
( B O X ) (except in the case of silicon-on-sapphire, see section 1.5.1.1). SOI substrates 
have been under development for 20 years with increased interest and volume 
production in the 1990's. Towards the end o f the Century, as more devices which are 
unrealisable in bulk Silicon are developed on SOI, the market potential for this 
material, and structures made from it, is expected to grow. Despite the expense of the 
material, the overall process costs generally remain comparably low. Currently an 8" 
SOI wafer costs $200 compared to $120 for standard Silicon. S I M O X technology has 
reached a high degree of maturity, producing SOI wafers with a top Silicon quality 
close to standard bulk Silicon wafer spécification. The ability o f implanter 
manufacturer to produce equipment w i l l enable sufficient S I M O X to be made to 
^á. 
satisfy predicted SOI growth. To achieve the predicted future demands with low dose 
production just 50 implanters would be needed by the year 2000 [2]. 
The fundamental benefits of devices fabricated on SOI over those on bulk are derived 
from the dielectric isolation which provides radiation hardness, reduced junction 
capacitance and allows smaller components resulting in higher integration densities. 
SOI circuits have been demonstrated operating up to 50 % faster than their bulk 
counterparts. Complimentary metal oxide semiconductor ( C M O S ) circuitry on SOI 
also has the advantages over bulk of elimination of latch up and reduction in parasitic 
capacitances [3]. High performance M O S and bipolar devices have been demonstrated 
on S I M O X substrates [4] and C M O S devices have been reported operating at speeds 
twice that of similar bulk devices [5] 
1.5.1 S I L I C O N - O N - I N S U L A T O R M A T E R I A L T Y P E S 
There are several different methods for fabricating SOI, resulting in material of 
different cost and quality which hold different benefits for different applications. The 
most common SOI substrates are described below, along with their methods of 
production, an analysis of the substrate quality and an indication of their applications. 
A more detailed comparison can be found in [6]. 
1.5.1.1 S I L I C O N O N S A P P H I R E (SOS) 
SOS consists of a thin film (0.1 - 0.5 urn) of single crystal silicon, on an insulating 
sapphire substrate as shown in figure 1.2. Developed in the 1960's and utilised for 
military applications, SOS has remained a niche market [6j. Material problems are 
crystalline quality, unsuitabiiity for batch fabrication [7], high production costs and 
imperfections in the silicon layer resulting from the mismatch in lattice constants 
between silicon and sapphire. 
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Figure 1.2 SOS Material Structure. 
1.5.1.2 BONDED, E T C H E D - B A C K SILICON-ON-INSULATOR (BESOI) 
This material has a single crystal silicon overlayer on a silicon dioxide layer on a 
single crystal silicon substrate as shown in figure 1.3. It is formed by bonding two 
standard silicon wafers, at least one of which has previously been oxidised. The two 
silicon wafers are brought into contact (with the oxidised surface facing the other 
wafer) at room temperature or above and annealed at 800 - 1100 °C, to form a strong 
bond. The top silicon wafer is thinned by grinding, polishing or etching (using an 
implanted dopant etch stop which is subsequently dissolved). The defect density and 
electrical properties of the resulting silicon overlayer are unchanged from bulk. 
However, disadvantages o f this material are the occurrence of voids or bubbles during 
bonding and difficulty in producing layers less than 300 nm thick [6]. 
Ground/etched back 
silicon substrate 
— Single crystal 
silicon overlayer 
Silicon dioxide 
insulation 
Silicon 
substrate 
Figure 13 Bonded Etched Back Process for SOI Formation. 
1* 
1.5.1.3 Z O N E M E L T I N G R E C R Y S T A L L I Z A T I O N (ZMR) 
This consists o f a single crystal silicon substrate, silicon dioxide insulating layer and a 
recrystallized silicon overlayer as shown in figure 1.4. In production a polysilicon 
layer, followed by a silicon dioxide capping layer, is deposited on a thermally oxidised 
silicon wafer. The polysilicon layer is then locally melted using a linear heat source 
which recrystallises the layer in a single scan. Preheating is used to avoid fracture and 
defect initiation, the résultant defect density is IO 5 cm ' 2 [6]. A n advantage is the ability 
to recrystallise several silicon layers at one time, separated by insulating Iayers, but 
low yield and heat conduction can result [6]. 
Silicon 
capping layer 
Recrystallised 
silicon overlayer 
Silicon dioxide 
insulating layer 
Single crystal 
silicon substrate 
Figure 1.4 Z M R structure. 
1.5.1.4 S M A R T C U T SOI 
This material with a single crystal silicon substrate, silicon dioxide insulating layer and 
single crystal silicon overlayer as shown in figure 1.5 is manufactured using heat 
induced micro slicing [8]. Hydrogen is implanted into a thermally oxidised wafer at a 
dose o f 2 x IO 1 6 - 1 x IO 1 7 cm"2. This wafer is then bonded by its oxide surface to a 
second substrate at room temperature. The assembly is heated to 400 - 600 °C, where it 
splits at the point of the mean hydrogen ion pénétration depth. 
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1.5.1.5 F U L L ISOLATION BY POROUS OXIDISED SILICON (FIPOS) 
FI POS material has a monocry stalline silicon overlayer on buried silicon dioxide, on a 
single crystal silicon substrate [6]. A layer o f porous silicon is produced by 
anodization in HF . The porous structure comprises many branches and sub branches 
which meander into the wafer from the surface. The diameter of the pores varies 
widely. Sélective oxidation o f the porous silicon is used to manufacture the SOI 
substrates. This oxidation is a low temperature, high speed process due to the large 
surface area of the porous silicon. 
1.5.1.6 SEPARATION BY IMPLANTATION O F O X Y G E N (SIMOX) 
This material typically consists of a 0.2 pxn thick monocrystalline silicon overlayer on 
a 0.4 um thick layer of implanted silicon dioxide on a single crystal silicon substrate as 
shown in figure 1.6. A high oxygen ion dose (1.5 x 10 1 8 - 2 x 10 1 8 cm' 2), at a 
température above 500 °C is used to form the oxide layer below the surface of a silicon 
substrate. Annealing is carried out at 1300 °C for 6 hours. This dissolves silicon 
dioxide précipitâtes and reduces defects in the top silicon layer. Good control of the 
implantation dose, direction and energy produces good quality material. 
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The implanted material allows the thinnest silicon layers o f all SOI technologies, 
combined with good uniformity, controllability and reproducibility. The disadvantages 
of this technique are the requirements for high ion dose, long implantation time, 
resultant high cost and heavy metal contamination (< 10 1 7 cm*3). Implanted samples 
can be examined using Rutherford backscattering (RBS), secondary ion mass 
spectroscopy (SIMS), transmission electron microscopy ( T E M ) in addition to these, 
Auger and X-ray photospectroscopy can be used [9] 
Single 
silicon 
Implanted 
dioxide 
insulating 
Silicon 
substrate 
Figure 1.6 SIMOX structure. 
1.5.2 SIMOX D E F E C T S 
Defects may arise in the silicon overlayer, buried oxide or at the interface between 
them. When large numbers of defects are present, devices show inferior electrical 
performance [10]. However in this project the S I M O X is being used as a platform for 
a mechanical device and in this case we would not expect the integrity of the 
performance to be affected to a great degree by this defect density. In essence the 
diaphragm performance wil l be close to one of ideal monocrystalline silicon which 
exceeds that of a polycrystalline diaphragm. Elevated temperature implantation has 
also been used to retain a high degree of surface crystallinity [11] 
The buried oxide differs from thermal oxide in several ways [12] again this is not 
expected to degrade the sensor performance. Structural and stoichiometric differences 
are evidenced by a difference in the etch rates observed between thermal and 
implanted oxides [13]. The lower B O X etch rate is thought to be due to structural 
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différences such as densification. Local fluctuations in the B O X etch rates have also 
been observed, thought to be a.resuit of film inhomogeniry [13]. The implanted oxide 
takes on a Gaussian profile [14]. A slower etch rate has been observed at the 
maximum of the Gaussian oxygen implant profile, where the most dense material is 
iikely to be [15]. 
Following the anneal step, silicon islands vvith well formed facets with the same 
orientation as the substrate have been detected in the B O X [16]. If silicon pipes in the 
oxide exist which connect the top silicon to the substrate this would resuit in a 
problem in sensor performance, however no évidence of this was seen in the 
measurements which were made. 
Standard S I M O X has a density of dislocations and other defects < 106 cm' 2 . Typically, 
approximately 2 % of the B O X volume is actually silicon [17]. 
Various adaptations of the standard S I M O X production process have been reported 
which can produce lower defect density material [2, 3, 17, 18], the résultant substrates' 
having advantages for some applications but were not thought to be necessary in this 
work. Examples of thèse processes are multiple implantation [17], reduced energy 
implantation [18], combined oxygen and nïtrogen implantation [3] and low dose 
implantation [2]. It has also been reported [19] that an oxygen dose four times lower 
than in standard S I M O X can be used to provide an effective etch stop for the batch 
fabrication of membranes. 
1.5.3 S I L I C O N - O N - I N S U L A T O R A P P L I C A T I O N S 
Applications for SOI devices are constantly being developed causing the substrates 
and technology to be more accessible. The spécifications for S I M O X are now close to 
those of bulk silicon and the price has become more competitive as a resuit of its use 
in mainstream ultra large scale integration and power devices. The first SOI 
applications were radiation hard devices such as S R A M ' s for military use, where they 
replaced SOS designs [20]. SOI devices display a lower sensitivity to transiem 
radiation than bulk. Microwave devices and optical waveguides have now been 
demonstrated in S I M O X material [20]. Other S I M O X structures have demonstratcd a 
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current leakage three to four orders of magnitude smaller than equivalent bulk devices 
together with a reduction in threshoid voltage variation [21]. Wel l logging, 
automotive, aircraft and commercial nuclear applications require devices to opérate at 
temperatures restrictively high for bulk technology, However, SOI S R A M ' s have 
been demonstrated operating up to 300 °C and ring oscillators up to 500 °C [21], 
indicating that SOI devices could be suitable for these high temperature applications. 
The SOI benefits are evident at every scaling level; 0.5 jj.m scale SOI devices have 
comparable performance to those made in bulk 0.35 uxn scale technology [20]. High 
speed devices have been shown on this material with a 10 year lifetime [21]. 
For sensors, SÍMOX provides the opporrunity for integration of the mechanical 
component with electronics to produce smart devices displaying improved mechanical 
and eléctrica! stability over their bulk counterparts particularly at high temperature 
[21]. For this reason the above passage has been included to demónstrate the ability to 
produce high performance electronics from S I M O X material in addition to 
mechanical structures. Ultimately the pressure sensor fabricated from S I M O X could 
be integrated with electronics to provide improved performance. 
Silicon-on-insulator material is expected to make possible a new generation of sensors 
employing single crystal silicon technology with performance advantages such as high 
sensitivity, freedom from hysteresis and creep, high temperature range and a 
micromachining capability. The SOI layering, providing insulation and etch stop 
facilities gives added valué. Some of these features are exploited in the S I M O X 
pressure sensor designed in this project. The benefits the device wi l l offer over 
conventional designs are considered to justify the used of the higher cost starting 
material. A n example. a S I M O X piezoresistive pressure sensor with impressivc 
performance has been reported by Diem [7]. It displays improved temperature 
sensitivity and reduced parasitics, compared with bulk devices. This sensor has been 
operated at up to 400 Ü C . No effects such as stress or temperature leakage currents 
wcre observed following 100 hours of high temperature cycling. A n infrared thermal 
sensor has also been fabricated, from S I M O X and operates successfully operates at 
elevated temperatures [22]. A final example of a S I M O X sensor is a light modulator. 
made using standard IC technology. The SOI substrate allows a monocrystalline 
silicon bridge to be used which gives the device a high sensitivity [23], . 
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1.5.4 S U M M A R Y O F SOI M A T E R I A L P O T E N T I A L 
In summary it can be seen that the general benefits of SOI devices include reduced 
masking levels, reduced power and increased operation speeds. Some SOI device 
performance has been shown to be much improved over bulk silicon structures, 
outweighing the higher material costs. For sensors, SOI can allow the combination of 
the excellent mechanical properties of single crystal silicon sensing elements, with 
integration possibilities. S I M O X is currently the most advanced SOI technology and 
as the material quality improves so its applications increase. From initial niche 
military uses, several devices have now been demonstrated on S I M O X for a variety of 
applications, including high performance sensors. 
1.6 A D V A N T A G E S O F T H E P R O P O S E D P R E S S U R E S E N S O R 
The capacitive pressure sensor investigated in this project uses S I M O X , an SOI 
substrate, as a starting material. The main features o f the pressure sensor are its 
capacitance measurement method, the monocrystalline silicon diaphragm, the scope 
for single sided fabrication, avoidance of etch stop or sacrificial layer formation, a 
thin, uniform diaphragm, small plate separation and the circular diaphragm design. 
As previously outlined, a primary application of pressure sensors, with increasingly 
stringent specifications, is medical engineering. Solid-state piezoresistive devices 
have been marketed for roughly 20 years [24] to perform, for example, arterial 
pressure measurements. These systems measure accurately dynamic pressure changes 
but do not perform well for long term measurements o f low pressure [24], typically 
suffering a drift of 100 Pa per day. A possible solution is a fluid-filled catheter, 
coupled to a precise manometer system outside the patient, but this is cumbersome, 
restraining to the patient and unsuitable for telemetry applications [24]. Furthermore, 
the limited power available for internal sensing makes the use of piezoresistive 
devices difficult, especially for long term continuous monitoring and implantable 
systems. These considerations support the development of a capacitive type pressure 
sensor for biomedical analysis. The combination of the S I M O X starting material with 
novel undercutting techniques, results in a structure with improvements over 
traditional capacitive sensors particularly for medical applications. 
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Capacitive pressure sensors potentially offer a higher sensitivity and lo wer power 
consumption than the piezoresistive type as shown in table 1.1. Piezoresistive pressure 
sensors display high temperature drift and diaphragm thicknesses is limited by the 
junction depth required for diffused resistors, thus limiting their ability to measure in 
lower pressure ranges [25]. Furthermore the relative change in resistivity of a 
piezoresistor yields a 1 0 - 2 0 times lower sensitivity than that from the change in 
capacitance of a capacitor [26]. 
Property Capacitive Piezoresistive Référence 
Pressure sensitivity 1 4 % - 10 'sof %FS <1 % F S - 1 %FS [27, 28, 29] 
Thermal sensitivity 100 p p m / ° C 2000 ppm / °C [30] 
Full scale dynamic 
range 
50 %FS 1 %FS [30] 
Burst pressure 1000 xFS l O x F S [29] 
Power consumption 100 uW 10000 p W [31] 
Stabìlity 0.3 mmHg / mo. 1 mmHg / mo. [31] 
Temperature drift almost temperature 
independent 
can be 600 % [29/31] 
Table 1.1 Comparison of the performance of capacitive and piezoresistive 
pressure sensors. 
A fundamental benefit of the S I M O X pressure sensor design is the use of 
monocrystalline Silicon as the diaphragm material. Most current devices use a 
diaphragm composed of either polycrystalline Silicon or a silicon compound e.g. 
Silicon nitride. Monocrystalline silicon exhibits superior physical characteristics as a 
medianica! component. For example, it displays high mechanical strength which is 
not degraded with repeated stress and the mechanical and thermal properties of single 
crystal silicon are not dépendent on prior processing [32]. Polycrystalline Silicon is 
composed of small grains of Silicon crystals separated by grain boundaries [33]. When 
employed as a diaphragm, polysilicon shows a low flexibility due to thèse grain 
boundaries. Polycrystalline Silicon also has a strong dependence on its déposition 
Parameters which are not easily controlied. This causes variable performance. 
Polysilicon déposition itself can be problematic to optimise [34]. In the case of 
polycrystalline silicon, the maximum dimensions of suspended structures are limited 
due to the internal residual stress resulting .from déposition. Subséquent to release, 
structures wil l often curi and/or fracture, limiting the dimensions o f bridges and 
cantilevers [35]. Although high temperature annealing can be used to reduce this 
problem, this then restricts the integration of electronic circuitry during fabrication. 
Contrastingly single crystal silicon yields virtually stress free structures, facilitating 
larger suspended éléments which provide improved mechanical sensitivity [35]. The 
sensitivity of a polysilicon diaphragm pressure transducer is typically half that of a 
single crystal silicon device of equal diaphragm size. When silicon dioxide is 
employed as the mechanical component of a sensor, layers are formed in growth 
which shift during opération. This can lead to sudden changes in the apparent zero 
position - one of the most difficult errors to compensate for in many sensing 
applications. 
Some of thèse problems with polysilicon sensing structures can be overcome by using 
silicon-on-insulator substrates. The S I M O X pressure sensor does not suffer from a 
mismatch of thermal expansion coefficients between diaphragm and substrate since 
they are the same material. Many other devices expérience mismatch which leads to 
stress resulting in complex deflections, warpage and subsequently device failure [36]. 
This mismatch is a particular problem in pressure sensors bonded to pyrex. Other 
sensor types also favour the use of monocrystalline silicon, for example its Seebeck 
coefficient is twice that of polycrystalline silicon, a factor utilised in a S I M O X 
thermopile [22] and a single crystal silicon piezoresistive élément has higher 
sensitivity of one fabricated from polysilicon [34]. 
The use of S I M O X material, combined with novel micromachining techniques, allows 
fabrication using only the front side of the wafer. As a resuit of this the chip has 
increased mechanical strength and reduced size [36] as shown in figure 1.7. 
Furthermore lower processing timcs are required compared with back etched designs 
[37] where typically almost the thickness of the entire wafer is removed in certain 
areas of the device. 
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(i) Back etched design: 
Long etch 
time 
Large chip size 
(ii) Front etched design: 
r Short etch 
f time 
Small chip size 
Figure 1.7 Comparison of (i) back and (ii) front etched designs. 
The layering of the SOI material forms natural etch stops. For example, a Silicon 
specific etchant wi l l stop etching or drastically drop in etch rate on reaching the buried 
oxide layer. This avoids the need for: 
(i) doping - which results in large lattice strains in membranes owing to the high 
dopant concentrations required [38]; 
(ii) electrochemical control - which can suffer from resistive voltage drops 
resulting in etch non-uniformity and junction leakage current causing a 
premature stop to etching [39]. 
In addition, the high quality of the interfaces of the S I M O X material layers leads to 
accurate control of the diaphragm thickness and plate séparation resulting in good 
pressure range control of the final device. 
The composite material also avoids the need to form a sacrificial layer prior to 
microstructure fabrication. This would be carried out either by material growth, which 
is time consuming, or by Silicon fusion bonding, which requires specialised 
equipment, consumes two Silicon wafers and can result in low yield due to void 
formation [40]. 
The fabrication techniques allow devices of very small sizes to be made, incorporating 
an ultra thin diaphragm which gives high sensitivity. The small, controlied plate 
séparation inhérent in this design increases the device sensitivity and can allow the 
cavity floor to act as a stop when overpressures are applied. Literature suggests that 
devices employing this feature can withstand overpressures of up to 500 psi [41]. As 
previously suggested, this plate contact could actualiy be exploited as a sensory 
feature for switching devices. A circular membrane is used in the S I M O X sensor 
rather than a square design in order to increase the ease o f fabrication and the pressure 
at which rupture occurs [26], Circular membranes have a higher résonance frequency 
than square ones, but do suffer from lower sensitivity. 
In addition to the intended médical applications of the device, uses of pressure sensors 
are numerous e.g. automotive, aerospace and process control. By choice of diaphragm 
dimensions or S I M O X starting material characteristics, for example by epitaxial 
growth to thicken the top silicon, the design can be adjusted to facilitate the 
measurement of différent pressure ranges for alternative applications. Once optimised, 
the technology demonstrated by this project wi l l be applicable to the fabrication of not 
only pressure sensors, but many other microstructures for physicai sensors such as 
resonators, accelerometers, vibration and optical devices, leading to an even more 
diverse range of application fields. 
1.7 A P P L I C A T I O N S A N D M A R K E T S 
The world's ever increasing need for higher performance, moderately priced sensors 
is illustrated in the following sections. Thèse outline the numerous applications and 
exceptional market growth in the field of sensing. The enormity of the sensors 
industry demands continued research and justifies interest in such novel methods as 
the S I M O X pressure sensor fabrication. 
1.7.1 S E N S O R A P P L I C A T I O N S 
The formation of a suspended member above a cavity plays a fundamental rôle in the 
design of many sensing structures. The work undertaken in this project has th ere fore 
not only allowed diaphragm structures to be fabricated for the measurement of 
pressure but a number of associated structures nave also been demonstrated, using the 
same fabrication methods. This technique results in a suspended, sensing élément 
which, unlike many alternative designs is constructed of single crystal Silicon, fully 
exploiting this excellent mechanical material. Polysilicon is commonly used in 
reported devices as the sensing dement material [42], a comparison of the properties 
o f poly and monocrystalline Silicon is given in table 1.2. This is separated from the 
Substrate by an insulating Silicon dioxide layer which increases the versatility of the 
fabricated structures. Static and dynamic capacitive membrane sensors can be realised 
using this SOI technology, along with damped and undamped cantilever structures 
and diaphragm arrays for pressure and tactile sensors. Cantilevers are used in many 
applications including chemìcal, force and vibration sensors [35]. Many other 
microstructures can be fabricated to allow the manufacture of flow, displacement and 
temperature sensors, vibration measurement devices, microswitches, micro-valves, 
bridges, rotors, and resonators [43]. This work could therefore form the basis for the 
development of a new technology important to the micromachining industry as a 
whole, and to the applications reliant upon it. 
Property Monocrystalline Silicon Polycrystalline Silicon 
Density / gern"3 2.33 2.6 
Toughness / M P a m m 0.95 0.75 
Gauge factor -102 to + 135 -30 to + 40 
Hardness / GPa 10.2 4.9 
Elastic constant / GPa 186.5 130.5 
Young's modulus / GPa 190 167 
Poissons ratio 0.06 0.22 
Table 1.2 Comparison of the properties of mono and polycrystalline Silicon |39, 
44, 45]. 
The range of sensor applications is constantly growing and extends into every sector 
of life. Sensors can be manufactured with a high degree of versatility with regard to 
measurement range and application environment, for example for specialised purposes 
such as opération in high temperature or harsh chemical environments [46]. Increasing 
attention is being given to multiple sensor Systems where many identica! or différent 
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sensors are interconnected to form one device. These and multi parameter sensors 
increase further the application opportunities and provide cost benefits. Capacitive 
based pressure sensors often have an output of the order of femtofarads (fF, 10*15 F) 
making the integration of signal conditioning electronics necessary [47]. This is called 
smart sensing and requires divergence from the traditional analogue output [48]. The 
incorporation of sensor electronics can also facilitate testing, calibration, cancellation 
if cross sensitivities and control functions [49]. Integrated sensors can process 
information or communicate with a microprocessor, actuators can also be smart or the 
entire system can be integrated to form a microrobot. These electronic additions do, 
however, present concerns for their long term resistance to the harsh environments 
common in sensor applications. Other problems include sensor heat dissipation 
adversely affecting the integrated circuitry and complications in the packaging where 
the sensor requires exposure to an environment while the electronics requires 
protection from it. 
Domestic sensors are in their infancy, with applications including load and 
temperature sensors for washing machines, and humidity and temperature sensors for 
microwave ovens in addition to chemical sensors to monitor the level of "browning 
gases" [50], Other domestic appliances utilising sensors include video and C D 
players, lighting and security systems. Office automation is another growing field for 
sensor implementation, and is currently the largest application area for 
photomicrosensors [51]. 
The increasing concerns for environmental protection, in such issues as global 
warming and ozone depletion together with localised considerations for quality of 
drinking water and urban air, are leading to the emergence of a multi-million pound 
market for environmental sensors [52]. A n environmental sensor is defined as a sensor 
monitoring or controlling the environmental state [53]. In the U K , many applications 
have arisen in response to legislation or European Union laws. The 1972 European 
Summit Conference in Paris ted to the introduction of a range of environmental 
policies and laws covering, for example, the emission of toxic gases, incineration, 
quality of drinking water and composition of industrial discharge [53]. In some cases 
quantities are measured which are not pollutants themselves but indicators of 
pollution. Research has shown that some carcinogenics, for example can be absorbed 
into certain particulate materials such as diesel soot [53]. Therefore capabilities likely 
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to be required from particulate monitors in the future include the ability to quantify 
and categorise (by size and chemical species) the particulate materials in a sample. 
The industrial gas sensors market enjoyed moderate growth from 1992 - 1995 with 
projections indicating a growth for the US market from $443 mill ion in 1996 to S525 
million in 2002 [54] 
Liquid monitoring can sometimes be carried out more accurately and cost effectively 
using existing analytical methods rather than sensing devices. These are more 
necessary when monitoring is required at, or near to the point of discharge. The 
National Rivers Authority carries out 4.3 million analyses a year, o f which only 5 % 
use sensors and it is predicted that this figure wi l l never exceed 10 % [53]. 
Nevertheless a single analysis for some complex organic compounds, such as dioxins, 
can cost up to £ l k using laboratory techniques. Since legislation is only effective i f 
realistic technologies exist to enforce it, there is good reason to investigate sensing 
techniques for such areas which are currently not feasibly measurable. The 1990 
Clean A i r Act Amendments implicate 189 chemical species as health threatening [53], 
but a survey by Kelly [55] showed that only 126 o f these have suitable methods for 
sampling and analysing them. 
Alternatively air monitoring is usually carried out using sensors since it is (a) a fairly 
recent practice, (b) often required at source and (c) involves only a limited number of 
species. Economic factors are important for on-going analysis and these are not just 
equipment costs as highlighted in a recent Severn-Trent Water survey [56]. This 
found that costs, for the 5 year lifetime of on-line aluminium monitors could be as 
much as 282 % of their purchase price. 
The automotive industry is one of the major markets for sensors. Applications of just 
one sensor type, the Hall sensor, are numerous [51] including position and speed 
monitoring, proximity and limit switching, and level/flow rate monitoring within gear 
wheels, drive shafts, anti-lock brakes, crankshafts, manifolds and camshafts. In the 
US, air bag sensors are already in high volume manufacture driven by the demands of 
large automotive companies [57]. 
The measurement and control of manufacturing processes make extensive use ol 
sensors in, for example, hydraulic systems, paint and agricultural spraying, 
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compressing, refrigeration, heating, ventilation and air conditioning, water level 
measurement and telephone cable leak detection [58]. The monitoring of machine 
vibrations with accelerometers is used to predict equipment failure. 
Other less mainstream applications for sensors include the control of scuba diving 
equipment, barometric and diving watches, fitness equipment and even sports shoes 
with cushioning adjusted by internal air pressure controls! [58]. A n interesting future 
possibility exists for an electronic 'nose', incorporated into washing machines to 
assess the cleanliness of clothes [50]. 
Although silicon technology is successful in sensing in many fields of sensing, it has 
shown specific promise in both precision and low accuracy (low cost) pressure 
sensing, [mportant areas for the employment of pressure sensors are automotive 
engineering, process control, telecommunication and aerospace. Environmental 
monitoring and medicine were relatively untapped areas but are now growing, holding 
great potential for the future [50]. Consumer applications generally need a short 
implementation cycle but may then dominate the market in the next decade. In 
contrast, aerospace, military and avionic applications need long development times to 
meet the stringent operational specifications. As older applications become obsolete, 
new marketing opportunities are constantly created. New areas in automotive pressure 
sensing are being led by demanding performance requirements. These include 
manifold absolute pressure sensors (MAP's) , oil and tyre pressure controls and smart 
suspension systems [58], For silicon to retain its importance in the field of sensing, for 
new and old applications, continued research into traditional and novel methods is 
essential. 
1.7.2 M E D I C A L A P P L I C A T I O N S 
Extensive advances in microelectronics technology have created opportunities for 
high performance, reliable measurement and control systems for improved biomedical 
research and health care. Biomedical sensors and actuators not only need the high 
sensitivity, selectivity and time stability of industrial devices but also require 
miniaturisation and reduced power consumption [59], For implantable sensors, bio-
compatibility is critical [60]. There are three categories for medical devices, '"in vitro' 
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where a body sample is removed for analysis, 'ex vivo ' where a body sample is 
continuously removed and monitored and ' i n vivo* in which continuous internal 
monitoring takes place [61]. 
For implant applications where communication between the biological system and 
outside is required, device packaging must be compatible with body tissues and 
resistant to corrosion by body fluids. Leads and signal processing circuits must also be 
insulated from these fluids which are conductive. One method reported for achieving 
this uses anisotropically etched back contacts, such that the lead connections are not 
exposed to the sensor environment [59]. Miniature sensors which are designed for 
operation in the hostile body environment are often unsuitable for mass production, 
and limited by problems with long term stability. 
There is currently a market opening for in dwelling sensors for continuous patient 
monitoring. These are required urgently by clinicians. In a recent survey [61] other 
medical applications requiring research were identified, including: monitoring of 
urine for dialysis patients, anaesthetic gases such as carbon dioxide ( C 0 2 ) and blood 
sugar level measurement for diabetes patients - possibly linked to an insulin dispatch 
system. Blood pressure, salt level, heart rate and breathing monitoring would all be 
advantageous for providing extensive information on a patient's general state of 
health. Currently there are only a few examples of commercial, medical pressure 
sensors such as a disposable blood pressure sensor [46], an intrauterine pressure 
sensor for use in childbirth and a sensor for angioplasty pressure measurement inside 
a 'balloon' for insertion in a blood vessel [58]. Other clinical sensing devices include 
glucose sensors and blood pH sensors which are ion selective field effect devices [50]. 
In the near future, instruments for hormone level measurement and diagnosis using 
smell sensitive arrays are expected to be developed. 
Current targets for micromachined sensor technology to facilitate advanced health 
care are [59]: 
(i) Intelligent sensor systems with built-in logic, computing, data acquisition and 
analysis functions. 
(ii) Complex systems for the measurement and correlation of related parameters to 
analyse and project a patients complete condition. 
(hi) Continuous on-line monitoring for the critically i l l . 
(iv) A reduction in the invasive nature of patient monitoring. 
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(v) Patient care outside hospitals. 
(vi) Closed loop control of prostheses and therapeutic systems. 
Devices which are intended to achieve these targets are detailed in table 1.3, along 
with their areas of application. 
T H E R A P E U T I C SYSTEMS: 
Disease Treatment 
Cardiac Arrhythmia Physiologic Pacemakers 
Sensory Aids Implantable hearing and visual aids 
Respiratory Apnea Diaphragm or nerve pacing 
Urinary Incontinence Bladder control system 
Hypertension Automatic blood pressure control 
Hydrocephalus Ventricular size control 
Pain, Cancer and others Drug pumps 
ARTIFICIAL ORGANS: 
Organs Hardware System 
Artificial Heart Blood pump and control 
Artificial Pancreas Insulin perfusion system 
Artificial Kidney Dialysis Machine 
Pressure measurement of Computer controlled walking 
foot contacting ground for the disabled 
Table 1.3 Examples of closed loop control médical Systems, adapted from 
[591. 
Medicine makes heavy use of silicon micromachined sensors compared with other 
sensing technologies, because of the high précision and small sizes which are 
achievable, some of thèse applications are listed in table 1.3. Other applications for 
pressure sensors include tonometers (devices which measure the pressure in the 
eyeball) [62] and infusion pump pressure sensors used to control the release of 
intravenous fluids and mixing of drugs in one flow channel [63]. Cathéter tip sensing, 
respirators, lung capacity meters, barometric correction of instrumentation, 
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intracranial pressure measurement, blood pressure measurement in intensive care and 
home cuffs are all emerging technologies reliant on pressure sensors [59]. 
1.7.3 S U M M A R Y O F S E N S O R A P P L I C A T I O N S 
Clearly there is a large and growing, diverse range of applications for micromachined 
pressure and other sensors. Current technologies such as bulk micromachining and 
deposition of polycrystalline silicon have broadly served the requirements of these 
markets to date, particularly in the areas where lower precision can be tolerated e.g. 
automotive applications. As new application areas emerge and improved performance 
is expected, these traditional techniques are increasingly unable to cope. The S I M O X 
technology developed and discussed in this thesis enables the benefits of single crystal 
silicon to be exploited. This could provide devices for applications where high 
precision, and, for example, low hysteresis are important. Cost is an essential 
consideration in most sensor applications. As wil l be discussed in detail later, a further 
benefit of S I M O X fabrication is the facility for single-sided wafer processing. The 
result is processing simplicity and significant cost savings, in contrast to many 
technologies, both current and under development, which require two-sided and more 
complex processing. 
1.7.4 T H E S E N S O R S M A R K E T 
Many industrial, commercial and domestic processes use some form of measurement, 
many of which have a sensor as the central component. Sensor production has become 
a rapidly changing field, initially relying directly on TC technology in terms of 
materials, equipment and massive investments [51] and then adapting and refining it 
to cope with the specific demands of sensor fabrication. It is estimated that 40 - 60 % 
of sensors in the 1990's are semiconductor based and in particular utilise silicon [64]. 
Micromachining, the sculpturing of small, three-dimensional structures, most 
frequently from silicon, is further extending and diversifying the silicon sensors 
market. As a result, silicon microsensors are taking an increasing share of the current 
market and generating new application areas, due to outstanding performance, small 
size and high reliability achieved at minimal cost. The automotive segment is the 
largest current and near term consumer of Silicon sensors [46], many new applications 
wil l arise from higher émission control and safety standards. Accelerometers for 
airbag deployment, ride control and inertial navigation are produced in quantities of 
10 mill ion a year. 
The medicai market is also expanding. Formerly fragile pressure sensors cost $600 
each, and required a further $50 for stérilisation and re-calibration before each use 
[58]. Silicon sensors have eut thèse costs dramatically whïle also increasing 
equipment capabilities. The annual production of blood pressure meters increased 
from 40000 in 1982 to 17 million in 1994 and the unit price fell from $60 to S10! 
[58]. 
Within the field of environmental monitoring, while many new market sectors are 
developing rapidly, some are expected to saturate and thereafter diminish as users 
complete their purchasing programmes. 
Optical devices such as waveguide couplers and Switches are another expanding 
market, estimated to be worth nearly $900 million by the year 2000 [55]. 
Since the First smart pressure transmitter made by Honeywell in 1983, in just one 
decade the market grew 22 % annually to become worth $500m a year [58]. Over 25 
million Silicon micromachined pressure sensors were fabricated world-wide in 1992, 
and this figure has continued to rise [52]. It was recently reported that pressure 
sensors, fibre optic alignment structures and camera microlens arrays were already 
being manufactured at a rate of ten thousand per month world-wide [57]. 
Micromachined piezoresistive Silicon pressure sensors are a steadily growing market. 
Micromachined Silicon resonator pressure sensors are a slowly growing market. 
However, deposited thin film piezoresistive and micromachined capacitive Silicon 
pressure sensors are more rapidly expanding markets [46]. It is predicted that in the 
year 2000, 30 % of the world market for micro-electromechanical Systems ( M E M S ) 
wil l be accounted for by sales of pressure sensors for médical and transportation 
applications [66]. 
A study by Battelle Europe [52] identified approximately 300 companies, research 
organisations and universities engaged in work related to silicon sensing. Peterson 
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has reported [52] that in 1993, the German government promised roughly $60 million 
a year investment in research and development in this field, Japan's Ministry of Trade 
and Industry has provided S200 million and the US Congress' Office of Technology 
Assessment has recommended federal funding for -micromachining [52]. Europe's 
position in the world sensors market is strengthened by a large technical knowledge 
base and good innovation skills, but it is disadvantaged by poor marketing and weak 
industrial/academic links [57]. Europe's research and development funding is equal to 
that Japan and the United States of America, but it requires direction toward 
marketable products in order to compete in the world market [57]. 
The complete global market for all microsystems is anticipated to be worth 7500 
million E C U by 2000. In the U K , the largest sensors application area is plant and 
process control. This market was worth £22 million in 1990 and is expected to grow 
to £46 million by the year 2000 [43]. World-wide, this market was £7 billion in 1990 
and is projected as being £25 billion in 2000 [50]. It is estimated that in Western 
Europe a growth of 110.7 % will be witnessed in the total sensors market between 
1992 and 1997. Areas for high growth have been identified as low cost pressure 
sensors, accelerometers, flow and temperature sensors [46]. Rapidly expanding sensor 
markets are presented in table 1.4 which shows the Western Europe growth for 1997, 
compared with 1992. 
Sensor type 1992 1997 
Temperature sensors 18.7m 31.0m 
Low cost pressure sensors 14.5m 35.0m 
Pressure transducers and 
transmitters 
420 000 650 000 
Flow sensors 53 000 600 000 
Low cost accelerometers 10 000 10.5m 
Precision accelerometers 3 500 5 000 
Table 1.4 Current projections for growth in the sensors market (numbers of 
units) compiled from data discussed in |46]. 
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Much of the expected expansion in the automotive micromachined accélération 
sensors market wi l l be in low G devices for suspension control and high G devices for 
crash detection in air-bag Systems. To give an idea of the rapidity of deveiopment in 
this field, in 1994 Analogue Devices marketed a low cost, 50 g, integrated 
micromachined airbag accelerometer. B y 1995 a 5 g version was on sale with ten 
times the précision [51]. For low cost sensors, the most important market w i l l remain 
the automotive field, while the demand for high précision devices w i l l increase as 
more manufacturers adopt silicon sensor technology. As illustrated in the preceding 
sections, sensors have an important rôle to play and their success in terms of 
commercial exploitation is largely determined by performance, cost and reliability. 
For continued growth of the sensors industry a commitment to quality control must be 
undertaken with a résultant réduction in current defect levels which are unacceptable 
to many consumers. 
1.8 SILICON MICROMACHINING 
Micromachining is a broad term which encompasses techniques familiar from the IC 
industry, such as photolithography, sélective etching and material déposition, with the 
addition of some other machining methods, such as laser drilling. Micromachining is 
the process in which a material (commonly silicon) is physically and mechanically 
machined on a micron scale to produce intricate miniature three dimensional 
structures. Micro structures and microsensors including the pressure sensor 
demonstrated in this project are fabricated using micromachining. In gênerai it has 
facilitated réductions in device size and cost in parallel with performance 
enhancements. Micromachining, which was first investigated in the 1950's is reliant 
upon sélective etching techniques which allow the controlled removal of spécifie areas 
or materials [67]. Directionally sélective etching (anisotropy) was reported in the mid 
to late I960's and this increased the précision achievable with etching [33]. This 
allowed batch processing and led to practical applications in aerospace and industrial 
control sensing [39]. Micromachining was first demonstrated with plated metals in the 
60's and "rediscovered1' in the early 80's [51]. Most of the sensing and fabrication 
techniques developed over the past 20 years are applicable to SOI, allowing the 
création of complex and versatile microstructures with the mechanical component 
made of single crystal silicon, giving devices with improved performance 
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and high temperature capabilities. Important aspects of micromachining for sensor 
production are thin film deposition techniques, isotropie and anisotropie etching of 
single crystal silicon, polysilicon and other materials to form mechanical structures 
[50]. 
For centuries, engineers have built macro-mechanical structures and similar design 
rules can often be applied to the development of micron sized devices. The 
microelectronic achievements of recent years, particularly in integrated circuit 
manufacture, have reduced costs and increased sophistication, to allow the production 
of advanced but cheap systems. Most sensor fabrication processes, being adaptations 
of this silicon manufacturing for integrated circuits have been able to take full 
advantage o f these achievements, utilising batch processing techniques leading to high 
quality, low cost produets, supplies of high quality materials, sophisticated equipment 
and packaging knowledge also existed. 
This allowed the fabrication of complex silicon microstructures to expand into an 
essential industry in recent years with numerous applications such as physical and 
chemical sensors, and moving microstructures for actuators. Examples of devices 
fabricated from micromachining include hall sensors [68], m agneto-resi sto rs [69], 
radiation sensors [70], fluid handling structures [71], infrared detectors [72] and 
displacement sensors [73]. Electrostatic silicon micromotors and free moving 
polysilicon rotors are also being extensively researched in many university 
laboratories [50], 
Micromachining techniques are now said to be 'revolutionising sensor and actuator 
fabrication' and 'a vast array of silicon micromachined sensors is available' while 
'actuators loom on the horizon' [52]. It has finally proven feasible to apply high 
standard, batch processes from IC production to microstructure and sensor fabrication, 
and on occasion combine the two on one 'smart' chip to give excellent performance to 
cost ratios. 
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1.8.1 SILICON, AN IDEAL M A T E R I A L FOR SENSORS 
Single crystal silicon is particularly appropriate for use as the active élément of a 
sensing structure. As described above it can be machined to micron and sub-micron 
dimensions, and mass production facilities can be used, resulting in high throughput 
and low unit cost. Silicon outperforms many tradittonal mechanical materials as 
demonstrated by the figures in table 1.5. 
Property Silicon Aluminium Quartz Steel 
(stainless) 
Yield strength / GPa 7 0.17 14 2.1 
Young's modulus / GPa 190 70 380 200 
Density / kgm 3 2.3 2.7 1.5 7.9 
Coefficient of thermal expansión 
at room temperature / xlO^K 
2.33 25 12 7.3 
Thermal conductivity at room 
temperature / Wm'k' 1 
157 236 11 33 
Poissons ratio 0.2 0.3 - 0.3 
Knoop hardness at room 
temperature / kgmm'1 
850 130 800 
(fibre) 
660 
Table 1.5 The mechanical properties of Silicon and other traditional mechanical 
materials [50, 58, 74, 43'. 
Silicon has a yield strength twice that o f steel, this means silicon has a greater range of 
operation without hysteresis. However, their Young's moduli are comparable and its 
hardness is cióse to that of quartz - much higher than most common metáis. For 
sensors this offers a resistance to physical damage and high frequency of vibration. 
The density o f silicon is similar to that of aluminium (one third that of steel). This 
allows light vveight devices to be fabricated. The coefficient of thermal expansión for 
silicon is one-fifth of the valué for steel bul the thermal conductiviiy is roughly 50 % 
higher. Silicon is therefore suitable for temperaturcs up to 200 ° C compared, for 
example, with germanium which can only withstand low temperatures [33] (<80 °C), 
with little cross sensitivity to temperature. High temperature operation is importan! for 
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many sensor applications. Silicon displays virtually no mechanical hysteresis, its 
entirely plastic behaviour making it highly applicable to sensing applications. The 
cost of process silicon is low. In 1986, silicon cost SO.85 in"2 (compared to gallium 
arsenide with a cost of $10 - S20 in"2) [52]. It is difficult for newer materials to 
compete with silicon with regard to performance, cost, availability and process 
knowledge. 
1.9 S U M M A R Y 
In this chapter the aims of the project have been clearly identified as the fabrication of 
a capacitive pressure sensor from S I M O X material together with the evaluation of this 
sensor and a demonstration of the application of the developed technology to 
alternative micro structures. Considering these aims, this chapter has been used to 
introduce the basic concepts applicable for this type of pressure sensor. 
A guide to the structure of this thesis has been given to aid the reader. A short 
introduction to capacitive sensing techniques used for sensors has also been given. 
A n overview of silicon-on-insulator materials, in particular S I M O X , has been 
presented, describing the benefits it offers over bulk silicon, its disadvantages and 
some of its applications. The advantages of the proposed sensor, particularly with 
regard to the expected high performance are detailed. A review of the markets and 
applications for sensors, which catalogues the huge growth in these fields, has been 
carried out. The objective of this section is to justify the development of a high 
performance pressure sensor. The chapter is completed with a very general 
introduction to the field of silicon micromachining to be used for sensor fabrication. 
The initial work for this project was to develop a full understanding of silicon 
fabrication technology, which is reviewed in chapter 2. 
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2.4.1.5 C H R O M I U M 
2.4.1.6 P L A T I N U M AND P A L L A D I U M 
2.4.1.7 SILVER 
2.4.1.8 G O L D 
2.4.1.9 ALUMINIUM 
2.5 DIFFUSION AND ION IMPLANTATION 
2.5.1 DIFFUSION 
2.5.2 ION IMPLANTATION 
2.6 OXIDATION 
2.7 F I L M DEPOSITION 
2.7.1 E V A P O R A T I O N 
2.7.2 SPUTTERING 
2.7.3 C H E M I C A L VAPOUR DEPOSITION (CVD) 
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2.0 INTRODUCTION 
Following the définition of the project objective to fabricate a pressure sensor, chapter 
2 investigates the appropriate technology with which this might be achieved. 
Micromachining combines traditional machining techniques with photolithography, 
etching and film déposition, each of which wil l be discussed in the following sections. 
Thèse techniques must be fully understood to allow décisions to be made on which 
processes are optimum to achieve each step of sensor fabrication. A review of 
contamination issues and packaging technology has been inciuded. 
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2.1 AN INTRODUCTION T O M I C R O M A C H I N I N G 
Micromachining adapts the traditional techniques from the semiconductor industry to 
address the spécifie requirements of microstructures and microsensors, such as 
mechanical éléments, miniaturisation and material sensitivity to produce 
micromachines with high performance to cost ratios. Such devices would previously 
have been conventionally machined with the inhérent restrictions to larger 
dimensions. The technologies used in micromachining are clean, easily automated and 
precise and their success and subséquent growth has had a major influence on many 
aspects of life. The concept of micromachining was first demonstrated in the late 
1960's with metal films. It was first employed to manufacture pressure sensors in the 
1970's [1, 2] with interest renewed when such devices, fabricated in polysilicon, were 
extensively reported at the Transducers'87 conférence. 
Over the years, microprocessing has developed from the fabrication of simple diodes 
and transistors to that of highly complex, microstructures and dense, miniature, very 
large scale integration (VLSI) circuits with low power consumption and cost, coupled 
with increased reliability and speed. In the future, with the advent of new 
semiconductor materials and devices, higher packing densities and complexity are 
expected as ultra large scale integration (ULSI) circuits and advanced microstructures 
are realised, displaying high operating speeds, combined with decreased component 
size (i.e. sub-micron). The challenges whîch accompany sub-micron dimensions 
include scaling, smaller voltages, control of the résultant current density with electron 
migration problems in conductors and an increase in the significance of noise. 
Micromachining is now an established technology in the field of sensors, producing 
low cost devices in high volume for the automotive industry and high performance 
devices in low volume for such applications as aerospace and medicine, several 
devices being commercially available. Micromachining offers potential benefits to 
many device types. It enables smaller, lighter versions of existing devices, production 
of sensors not otherwise possible, use of materials and processes common in 
microelectronics and batch processing. Study suggests that microengineered devices 
or those containing microengineered components wi l l become substantial markets in 
the future. High growth is anticipated also for miniaturised sensors [3]. The ability to 
combine grooves and holes with diaphragms, extends the applications of such 
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diaphragm structures to chromatography, optical and printing devices. Mechanical 
resonant and acceleration devices have also been heavily researched and are now 
widely available. 
Bulk micromachining involves the creation of structures within the body of a silicon 
wafer by selectively removing regions of the substrate material. It is a mature process, 
based on single crystal silicon etching and is used routinely for the fabrication of 
structures such as pressure and flow sensors, ink jet nozzles and microvalves. The 
main drawbacks of bulk micromachining are the long process times and restrictions to 
structure geometry imposed by the inherently high aspect ratios. For example, the 
fabrication of a thin diaphragm by bulk micromachining necessitates removal of 
almost the entire thickness of the wafer (see figure 2.1). This requires long etch times 
and results in large device sizes due to the angular profiles formed by common 
reagents. 
Bulk 
wafer 
Etched region 
Figure 2.1 Diaphragm Formed by Bulk Micromachining 
Surface micromachining is a more versatile method of processing which is popular for 
the fabrication of three dimensional micromechanical structures. In this technique, thin 
film materials such as polysilicon, aluminium, silicon dioxide and silicon nitride are 
added and selectively removed. These films then form the structural, mask, 
interconnection, isolation and sacrificial layers in the final device. Surface 
micromachining allows smaller structures than bulk micromachining, (see figure 2.2) 
with improved dimensional control but residual stresses in the deposited films can be 
problematic. 
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Layers added and 
patterned during 
processing 
Substrate 
Figure 2.2 Diaphragm Formed by Surface Micromachining 
Surface micromachining techniques often involve the use of sacrificial or spacer 
layers. These are grown, implanted or deposited for later removal frorn beneath 
overlaid patterned materials. On dissolution, a suspended structure is formed frorn the 
overlayer, separated frorn the substrate by a thickness equal to that of the former 
sacrificial layer (see figure 2.3). Phosphorus doped Silicon dioxide is a populär 
sacrificial layer for which etch rate and reflow characteristics can be controlied by 
adjusting the dopant levels. 
Figure 2.3 Cantilever formed by surface micromachining 
The following sections examine the techniques available in more detail. 
4Q 
2.2 L I T H O G R A P H Y 
In any silicon processing sequence, lithography is the first step used for structure 
definition [3, 4]. Lithography is the transfer of a pattern, via a radiation sensitive layer 
called a resist, from a mask on to the wafer surface as shown diagramatically in figure 
2.4. Lithography is used primarily to determine which areas wi l l be exposed to, and 
which wi l l be protected from, etching or other processing used to form devices. The 
basic steps of photolithography are shown in figure 2.4. Where U V is used for pattern 
transfer, the process is called photolithography (or optical lithography). The definition 
of optical lithography is variable, sometimes referring to just the visible part of the 
spectrum or including the deep U V and occasionally the x-ray wavelengths [5]. 
A n ideal lithographic system is one of high contrast where the dissolution rate of non-
imaging resist is high compared with that of image forming resist. The relationship 
between the exposure tool, resist, processing parameters and pattern transfer is 
complex. In optimisation the interdependence of each step must be considered. 
Parameters used to indicate the effectiveness of a lithographic process are [6]: 
(i) Resolution - the minimum feature size transferable with high fidelity. 
(ii) Registration - the precision with which successive masks can be aligned. 
(iii) Throughput - the number of wafers which can be processed in a given time. 
(iv) Overlay - the cumulative distance between various levels o f a mask for a given 
device. 
Since initial lithography techniques in which physical scrubbing was used to remove 
non-image areas, tremendous advances have been made [7], Now complex, computer 
operated, high yield processes are used to manufacture devices while research is 
extending to self developing resist and resistless imaging. 
The future of lithography is guaranteed by both its existing uses and by the continuous 
development of new applications such as flat panel displays, micro/nano structures, 
microsensors and micro-electro-mechanical structures ( M E M S ) [5]. Process 
monitoring and control, e.g. on-line scanning electron microscope (SEM) , critical 
dimension measurements are essential to meet the quality goals and can reduce or 
eliminate the need for final electrical testing. End point detection systems can be 
implemented in photolithography, for example to avoid overdevelopment with 
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associated changes to feature geometries. Lithographie equipment can represent as 
much as one third of the cost of outfïtting a fabrication facility [8]. Considérations for 
the adoption of new lithographie techniques are: technology maturity, économies (cost 
of ownership versus yield), resolution, overlay, mask availability and critical 
dimension control. 
Figure 2.4 A Typical Lithography Process Procedure 
Contact and proximity exposure were used first in the early seventies for LSI 
applications with 10 um geometries and for nearly thirty years, with continuai 
development, optical lithography has continued to form the baseline of the 
semiconductor industry [5]. 
Projections for the replacement of optical lithography by alternative techniques have 
not been fulfilled and it remains useful for current and future device fabrication. 
Despite costly increases in complexity, ultra violet (UV) and deep ultra violet ( D U V ) 
exposure techniques have maintained alternative technologies in niche application 
areas [5]. This success is due partly to computer aided lens design, improvements to 
micropositioning stages and advances in materials and photoresist chemical Systems, 
allowing increased numerical aperture and decreased exposure source wavelengths to 
be used, enabling smailer geometries to be defined. This, together with improvements 
to wafer planarisation, led to greater benefits than expected when technology changed 
from g-line (436 nm) to i-line (365 nm) U V exposure [9]. The advance to the deep 
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U V (I < 300 nm) is, however considérée to be inévitable. At D U V , the photoresist 
transparency loss can necessitate an extra step to transfer the 'surface image 1 to the 
remainder of the resisi depth which has not been imaged. This is a technique which is 
stili at the research stage. Despite increased hard and software complexity and the 
triple séquence of prime, resist and overcoat required, D U V must display high 
throughput to be competitive with mid U V ( M U V ) . Layer specific photolithography 
can be implemented where différent layers are exposed by différent techniques 
depending on the accuracy required [10]. 
B y 1998 it is expected that 248 nm wavelength step-and-scan exposure wi l l be used 
for the 0.25 u.m IC generation [11]. With enhancement techniques e.g. isofocal bias. 
further réduction to 193 nm is expected to extend this technology to 
0.15 um - 0.18 pm geometries by 2003. 248 and 193 nm wavelengths wi l l be 
produced by excimer lasers, as no other efficient, high power U V sources are 
available. 193 nm may prove to be the minimum wavelength used in conventional 
techniques, without large and costly efforts. Only a limited number of mask materials 
exists for below 193 nm. Absorption in fused silica is prohibitive and radiation 
damage significant [12]. 
2.2.1 O P T Ï C A L L I T H O G R A P H Y 
Optical lithography is usually carried out in a room lit by yellow light, since 
photoresists are insensitive to wavelengths greater than 0.5 u,m [6]. However 'mini-
environments' are growing in popularity to replace expensive photolithography 
rooms. Photolithography environment is maintained to a high standard of cleanliness 
with a low particle count to minimise patterning defects. Optimisation of 
photolithography conditions gives control over the resist criticai dimensions, sidewall 
angle, chemical résistance, resolution, veiling and resist adhésion, all of which affect 
pattern définition and ultimately device integrity. A photolithographic system should 
have minimal energy requirements and low sensitivity to secondary images from 
scattering. Process times, températures and concentrations may be adjusted to increase 
production ratcs. In optical lithography the minimum feature size and depth of field 
are dépendent on the numerical aperture and wavelength in exposure as given by [13]: 
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(2.1) 
(2.2) 
ki is a constant which is dependent on variables such as the exposure tool, resist and 
process technology employed. Smaller features can be imaged accurately by a 
reduction in ki, X or numerical aperture (NA). 
2.2.1.1 P H O T O L I T H O G R A P H I C PROCESS S E Q U E N C E 
The typical sequence in photolithographic wafer patterning is shown in figure 2.5 
below: 
Silicon 
Cleaned wafer 
Photoresist 
Resist application 
Exposure through mask 
unexposed resist 
exposed resist 
Exposed resist chemically modified 
silicon protected 
from etc ha nt 
silicon exposed 
Resist development to etchant 
Figure 2.5 Photolithography Sequence 
2.2.1.2 PHOTORESIST 
Light sensitive photoresists can be either positive or negative in action [6]. Photoresist 
can be applied to a semiconductor surface by various methods, to form, ideally, a 
uniform adhèrent and defect free layer. A short air dry may be used to even out the 
layer and maintain more resist on step corners. With positive resist, the pattern formed 
in the resist is the same as that on the mask [13]. U V exposure increases resist 
solubility in developer solution by a chemical conversion. For negative resists the 
opposite is true [13]. Positive resists are polymer based Systems consisting of a 
solvent carrier with a photosensitive compound, for the exposure response, see figure 
2.6 [6]. Despite a lower throughput, positive resists have become populär because 
they can achieve the fine geometries demanded in modem processing [14]. Negative 
resists suffer from a loss of pattern resolution due to swelling during development. 
There is a trade off between a thin resist which wi l l give increased image resolution 
and thicker layers which have increased résistance to subséquent Steps such as dry 
etching and improved coverage o f topography [6]. 
Figure 2.6 The exposure response curve for positive resist (taken from [6]) 
Prior to photoresist application, a wafer is prepared by clcaning and baking to remove 
moisture and coating with an adhésion promoting or priming layer. The most 
commonly used compound for priming is hexamethyldisilazane ( H M D S ) . Water free 
H M D S links with the wafer surface to prevent the reabsorption of water after a 
dehydration bake, improving photoresist adhésion which consequently reduces 
undercut and the occurrence of pinholes, allowing improved dimensionai control [15]. 
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Photoresist should ideally be applied within 60 minutes of priming. Adhesion 
promoters may be applied by spin, dipping or vapour methods. Spinning allows easy 
variation of temperature and concentration, results in a thick layer and requires no 
additional equipment over that required for photoresist application. Dipping has 
similar benefits but can be performed in batch. Vapour priming can be performed in 
large batches, in-line which provides high throughput with potentially reduced 
contamination over the alternative methods, this results in high uniformity with 
economical and environmental benefits. Following vapour priming, an approximately 
5 minute delay should be allowed for the evaporation of any primer condensate on the 
wafer surface. 
Photoresist can be coated in a variety of ways including roller and spray application or 
most commonly spinning [7]. In the last, a wafer is held flat on a vacuum chuck 
within a bowl designed to prevent splashback and with controlled exhaust. The wafer 
is then accelerated to a constant rotational speed, typically 1000 - 10000 rpm, 
depending on the resist viscosity [6]. During spinning, the centrifugal force removes 
much of the resist, producing a uniform film with a thickness controlled by substrate 
surface tension forces and resist viscosity [7]. The main parameters which determine 
the final film quality are; spin time, spin speed and resist viscosity. Numerous other 
factors also affect the film to a lesser degree. For example, within the dispense step 
alone, overdrip, wafer and chuck diameter, bowl temperature, downdraft exhaust, 
dispense volume and spin acceleration all have an effect [7]. 
Single, thick resist layers can become striated or develop ripples. As an alternative 
multilayer resists can be used to achieve high aspect ratio structures [13]. A bottom 
resist layer planarises the wafer topography while a second thinner coat is patterned 
and used in turn to define the thick layer beneath. A third, intermediate layer can be 
used to address chemical incompatibility [13]. The main disadvantages of multilayer 
resists are the additional process steps required with departure from well practised 
techniques and increased costs. 
A n antireflective (AR) coating (e.g. a spin applied organic polymer) can be used 
under the resist to improve focus/exposure latitude and enhance critical dimension 
control by eliminating substrate reflections and thin film interference which can 
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produce uneven exposure [16]. Chemical compatibility between the A R coating and 
photoresist is important [17]. 
Self developing resists are attractive for reductions in equipment, personnel, 
cleanroom space, the number of process steps, handling defects, breakages and 
contamination [7]. Residue free images can be produced by exposing a resist in deep 
U V , E-beam or x-ray environments or with lasers. However, these products are still in 
development and image hardening solution dips, plasma or thermal treatments are 
invariably required to improve resistance to subsequent processing [6]. 
2.2.1.3 S O F T B A K E 
Soft baking, is a short heating cycle, used to drive solvents from the resist and 
improve adhesion to the wafer [6]. If large quantities of solvent remain in the resist, 
the solubility of the image forming material increases. Therefore improper soft baking 
results in poor final image quality. A compromise in soft bake conditions is 
sometimes used to increase throughput by allowing a reduction in the exposure and 
develop time required. However, geometric control and chemical resistance of the 
image are sacrificed [7]. The glass transition temperature is the point below which a 
polymer has the physical characteristics of glass, with stationary molecular chains. 
This is 110 - 120 °C for positive optical resists. Soft baking above this temperature 
increases thermal flow by chain movement which seals small micropores in the film 
and improves uniformity [7]. This also relaxes the stress resulting from the spinning 
process, reducing the probability of stress induced shattering and cracking of the resist 
in subsequent steps. Hot plate heating is preferable to oven baking for high definition 
images, as good, uniform thermal control is achievable and allows the resist to dry 
from the back, allowing the escape of solvents to avoid bubbling and film stress. 
Equipment is basic, in-line track systems can be used and particle contamination 
reduced [13]. 
Delays between bake and expose or expose and develop steps can cause variations in 
image dimensions. 
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2.2.1.4 M A S K P L A T E S 
A mask plate is placed between the radiation source and resist during exposure to 
define the areas to be sensitised. Masks are typically manufactured from glass plates 
coated with a soft material such as emulsion for feature sizes of the order of 5 u.m and 
above, or with hard layers such as chromium or silicon for smaller dimensions [6]. A n 
antireflective coating may also be applied. Originally each step of mask fabrication 
was conducted manually. The first step in mask production is the drawing of a 
composite layout, (typically between 100 and 2000 times the final device dimensions) 
[6], this is now carried out using a computer aided design ( C A D ) package such as 
Autocad or Cadence. The composite design consists of several layers each 
corresponding to one photolithography step and resulting in an individuai mask [6], 
The drawing can then be cut into a plastic laminate such as rubylith by a plotter using 
digitised data. The red layer is cut and peeled to reveal the pattern in terms of red and 
clear régions. This is illuminated and reduced onto a polished glass piate coated with 
high resolution gelatin emulsion (or chromium). Step and repeat projection printing 
transfers the design from the reticle onto the mask piate. Each mask site has an 
identical pattern resulting in a matrix òf sites each containing the complete device 
pattern for that masking level [6]. This method, which is no longer used in industry, 
was used for the test design masks in this project. 
A n alternative technique uses the digital data from the C A D system to drive an optical 
pattern generator which writes directly on to a photosensitised, chrome coated mask 
piate [6]. The design may be raster or vector scanned by the E-beam but can be 
limited to small areas which then need 'stitching' together [13]. Electron beam direct 
writing has been developed in which 0.15 um feature sizes are achievable. However, 
some problems can result from scattering [13]. The final produci may be used as a 
working mask or as a master, from which copies are taken as working masks. 
2.2.1.5 EXPOSURE 
Following resist application and soft bake, the wafer is ready for patteming, i.e. the 
transfer of the mask pattern onto the resist coat. Cooling of .a wafer to room 
temperature is essential prior to exposure. Typically U V light is shone on the wafer 
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through a photomask. Exposure energy uniformity, exposure time and environmental 
cleanliness are the important factors affecting image quality [6]. The exposed regions 
of positive resist are converted by the UV light to an alkali soluble carboxylic acid 
[13]. Exposure of negative resist forms a relatively insoluble diazo inhibitor in a 
phenolic resin complex and the unexposed regions remain soluble [13]. Overexposure 
of positive resist is used occasionally to eliminate widening of images at the base of a 
step with thick resist [7]. 
During exposure, pattern transfer may be achieved by contact, proximity or projection 
methods. The difference between these techniques is the distance between the mask 
and substrate during exposure [6]. Contact printing, in which the wafer and mask are 
in intimate contact, provides high resolution but particles can become embedded in the 
mask, damaging it for current and subsequent exposures [6]. This arrangement was 
used in this work and is shown in figure 2.7. In proximity printing a 10 - 50 um gap is 
sustained between the wafer and mask. Particle effects are reduced but resolution can 
be degraded due to optical diffraction occurring at the edges of photomask features 
[6]. 
Mask holder 
Mask plate 
Resist coated water 
Vacuum chuck 
Figure 2.7 Set-up for Contact Printing Exposure 
When projection printing is used for exposure, the resist coated wafer is several 
centimetres away from the larger than actual size, mask [6]. To increase resolution, 
small sections of the mask plate are exposed individually, and scanned or stepped over 
the entire wafer surface. Some key advantages of projection printing are [7]: 
(i) the use of masks ten times the final image size which gives a reduction in 
distortion, line deviation and defects (e.g. a 3 urn reticle defect now becomes a 
0.3 um device defect). 
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In immersion developmg, the simplest technique, substrates are placed in a solution 
bath and agitated to ensure a constant development rate. Immersion developing is 
used primarily in research and prototyping as it is inexpensive and easily monitored. 
Bath concentration is a primary parameter for process control and decreases with 
resist dissolved. Solutions should be covered when not in use to maintain 
concentration as environmental carbon dioxide reacts with positive developers and 
solvents evaporate from negative solutions [7]. Altematively in production 
environments, puddle or spray/stream flood developing may be used [13]. It is highly 
repeatable and economie with developer. In the puddle technique, developer is 
dispensed on to the wafer on a track system to form a meniscus [7]. After a 
predetermined time, the wafer is sprayed with water to end development. Heated 
spray heads with sub-micron fìlters and multiple dispensing branches can be used to 
supply fresh developer over the entire surface of each wafer, which minimises uneven 
developing. Spray/stream developing is rapid and repeatable [7]. Low spray pressures 
eliminate foaming and air trapping. Centrifugai flood-spray developing combines 
puddle and spray techniques. A fan-shaped developer spray wets each wafer surface 
while the carrier is rotated to achieve puddling. The combined motion scrubs the 
surface promoting uniform development. Process time is low but developer 
consumption is high. Dry developing techniques have been demonstrated with high 
process control and yield using positive, negative and multilayer resists but are not 
fully developed for implementation in production [7]. 
2.2.1.7 H A R D B A K E 
The final step in the photolithographic séquence is the hard bake (or post bake). In this 
process the substrate is heated, typically to 100 - 180°C, depending on the resist type 
[6]. This improves photoresist/wafer adhésion and removes residual moisture 
remaining from the development process [6], Postbaking may round the top profile of 
features, but base dimensions (at the substrate) should remain unaffected [13]. 
Extensive hearing can be used to 'harden' the resist, improving its chemical résistance 
to etchants or promote plastic flow [13]. 
Following etching to transfer the resist image to the wafer, complete remova! of the 
imaging photoresist is carried out commonly using a specific resist stripper, acetone, a 
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sulphuric acioVhydrogen peroxide clean or an oxygen plasma [13]. 
2.2.2 O T H E R F O R M S O F L I T H O G R A P H Y 
To compete with optical lithography, alternative techniques must demonstrate 
comparable throughput, resolution, overlay and critical dimension tolerances. Lasers 
have not, in general, been implemented for lithography due to interference between 
the various optical lengths. However, excimer lasers can be used with special resists 
e.g. poly (methyl methacrylate) ( P M M A ) [13]. 
Electron beam lithography is a high resolution direct writing technique [7], most 
commonly used for the manufacture of mask plates. For substrate patterning its 
popularity has been limited due to poor resist sensitivity, electron-electron interaction 
at the substrate-resist interface, high system cost and slow beam movement resulting 
in low throughput, x-ray lithography [7] is an alternative technique which has high 
resolution due to the ultrashort wavelengths involved and uses aligners similar to 
optical equipment. Defect densities are low as dust and particles of resist, silicon, its 
compounds and similar low molecular weight defects are all invisible to x-rays. 
However, problems include edge blur, complex mask preparation and a lack of 
available sources for high volume production [6]. Focused ion beam lithography 
allows sub-micron patterns to be directly written into standard optical resists and 
semiconductor layers by the penetration of ion species. Scattering, resulting in 
changes to feature sizes, is mostly eliminated, resulting in high resolution [13]. 
Energy transfer from the beam to the resist is extremely efficient due to the similarity 
in atomic masses and the elevated energy of the beam [7]. In extreme ultra violet 
( E U V ) lithography a radiating hot plasma source is used in conjunction with a 
reflection mask. However, the accuracy of mirror surface required for such a mask is 
beyond current measurement technology, let alone fabrication capabilities. Despite 
this, E U V lithography is being heavily researched in the U S , Japan and Europe [12]. 
2.3 E T C H I N G 
Etching is the process by which a material layer is selectively removed by the 
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chemical reaction between an etchant and substrate and/or by the physical action of 
ion bombardment. Etching can be realised by wet (solution) or dry (plasma) 
techniques. Etching can be applied to the uniform removal o f layers e.g. polishing and 
defect removal and the local removal of layers e.g. pattern delineation. In the latter, 
which is the most relevant to this work, etching results in the transfer of the mask 
pattern to the substrate material. Clearly the masking material must be relatively 
unreactive with the chosen etchant system. AH etchant Systems should fui fili certain 
general criteria [18] such as: 
(i) Etch uniformity over the wafer surface. 
(ii) Wafer-to-wafer repeatability. 
(iii) Abil i ty to function at low temperature conditions. 
(iv) Minimal surface damage. 
(v) High selectivity between différent materials. 
(vi) Good directional control. 
(vii) High resolution. 
(viii) Short processing time to give high throughput. 
(ix) Low cost. 
High selectivity is particularly important as it allows for accommodation of etch rate 
gradients or other non-uniformities across the wafer, control of criticai thickness and 
préservation of the etch mask. 
2.3.1 W E T E T C H I N G 
Wet etching, material removal using a liquid etchant is used extensively in silicon 
technology [6]. This type of etching is highly effective but can resuit in photoresist 
undercut giving ragged edges and breakage of fine Unes. Generally, a wet etchant 
comprises a chemically active component, a complexing agent and a diluent and 
etches in a three step process [6]: 
(i) Reactants are transported to the reaction site. 
(ii) Chemical reactions occur at the surface. 
(iii) Reaction products are transported away from the reaction site. 
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In most cases, step 2 involves either the dissolution of a material in a solvent or the 
conversion o f materials into a compound which subsequently dissolves [6]. Wet 
etching is commonly carried out in an etch bath with temperature and agitation 
control, but spray methods are also available [7]. Agitation is used in most wet 
processing techniques including photolithography. This ensures a continuai supply of 
fresh solution to the reaction site to sustain a high reaction rate. There are several 
methods of agitation [19] including hand, thermal, mechanical arm, rocking 
mechanism, nitrogen bubbling or ultrasonic. These vary in effectiveness. If no 
agitation is used slow etch rates are recorded with a high degree o f isotropy. The end 
point o f an etch process is often recognised by knowledge of a predetermined etch rate 
but alternative methods e.g. laser interferometry can be used in production lines. The 
shape, size and profile of an etched feature are readily controlied by a number of 
factors, for example: etch time, etchant concentration, temperature, material structure, 
material layers, dopant concentration and crystallographic orientation [7]. 
A n increase in the etch time, etchant temperature or etchant concentration would be 
expected to affect the etching by increasing the reaction rate. Typically a ten degree 
rise in temperature results in an approximate doubling of the etch rate [13]. Low 
temperature is sometimes chosen in order to increase process control. The exact shape 
of the mask opening, e.g. roundness of corners, also has an effect on the final etched 
feature shape [20]. 
Différent materials can etch at radically différent rates in the same etchant, therefore a 
material interface can be used to control etching. For example, silicon etching can 
slow so as effectively to cease at a silicon/silicon dioxide boundary in a highly 
sélective process. Doping is also commonly used to control etching [13]. Doping of 
spécifie areas is carried out prior to etching and the etchant w i l l attack that area at a 
faster or slower rate compared with bulk material. For example, for boron 
concentrations greater than - IO 1 8 c m 3 , a significant réduction in silicon etch rate is 
seen with most common etchants. However, for micro structures, the high stress 
caused by this heavy doping can be problematic [21]. Many etchants show a 
dependence on the crystallographic orientation of a sample, etching the various crystal 
planes at différent rates. This is known as anisotropy [6] and is routinely used for etch 
control. For potassium hydroxide ( K O H ) , a commonly used wet etchant, etch rate 
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ratios between planes can be as much as 100 : 16 : 1 for the planes 
(100) : (110) : (111) [6]. The anisotropy of an etchant is given by équation (2.3), 
where A = 1 indicates complete anisotropy and A = 0, complete isotropy [6]: 
V n and V v are the horizontal and vertical etch rates respectively. 
Although an indispensable tool for etch control, anisotropy and material selectivity 
can prove detrimental by allowing non-uniformities such as microparticles of resist to 
serve as masks which become exaggerated in etching [7]. A n isotropie etchant is 
unaffected by the crystallographic orientation of a material, giving a single etch rate, 
identical in every direction for a particular material/etchant combination [6]. 
Wet etching can be controlied by electrochemical means, where the etchant is placed 
in a cell containing 2, 3 or 4 électrodes depending on the degree of control required 
[22]. In this arrangement, etching will cease at the interface of a région of différent 
polarity in a biasedp-n junction within the material [22]. 
2.3.1.1 S I L I C O N E T C H I N G 
Silicon etching usually proceeds by a process o f oxidation, followed by the oxide 
dissolution and transport of reaction products away from the etch site [6], A wide 
range of liquid based etchant Systems have been studied and discussed in the 
literarure. A common etchant composition is nitric acid (HNO ) and hydrofluoric acid 
(HF) in water or acetic acid (CH^COOH), e.g. 5 : 3 : 3 volume parts HNO^ (diluted to 
79 wt%) : H F (diluted to 49 wt%) : undiluted C H 3 C O O H [6]. Nitric acid acts as the 
oxidant, H F dissolves the oxidised products, and the acetic acid diluent allows 
improved process control. The Silicon etch rate for this etching is typically 
80ummin-' ,[13]. 
The isotropie reaction is[6]: 
Si + HNOs + 6HF -> H2SiF6 + HNO, +• H30+ H2 (2.4) 
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This system has been studied extensively [23], and numerous alternative formulations 
can be used. Potassium or sodium hydroxide ( K O H or NaOH) based etchants are used 
commonly for anisotropie silicon etching [24, 25] or altematively ethylenediamine 
pyrocatechol (EDP) can be used. A typical etchant composition would be 45 % K O H 
and 55 % water, at 90 °C in which the etch rate for (100) silicon is 25 ummin"'. 
Isopropyl alcohol is often added to the potassium hydroxide and water (H 2 0) to 
reduce the silicon dioxide etch rate, thus allowing its use as a mask. This alkaline 
etching proceeds by a reaction dépendent on the number o f dangling bonds présent at 
the silicon surface. Such an etchant provides excellent uniformity with no agitation 
being necessary. 
Etchants based on oxidizing reagents such as potassium permanganate can also be 
used for silicon and show a higher selectivity over silicon dioxide than the above 
system [13]. Since this is a requirement for sensor fabrication from SOI, the 
remainder of this section wi l l concentrate on this etchant system, an example of which 
is potassium permanganate ( K M n 0 4 ) . The H F , K M n 0 4 , H 2 0 silicon etching system 
has been used since the 1970's [26]. At high concentrations (7 g K M n 0 4 in 
100 ml HF) a vigorous exothermic reaction occurs on mixing which displays limited 
stability and inconsistent etching [26]. It is thought that at high K M n 0 4 
concentrations, the S iF 6 formation rate is too fast for its removal by H 2 S i F 6 production 
and some remains to form K : S i F 6 . The liquid etchants diffuse through the K 2 S i F 6 to 
react with the silicon surface but the rate is reduced. At low H F concentrations, a solid 
phase film is formed on the silicon surface and inhibits etching [26]. The layer has 
been identified as K 2 S i F 6 . It has been reported that S i F 6 is an intermediate product on 
the silicon surface. This may react with protons or potassium ions. In the former case, 
a soluble product, H 2 S i F 6 , is produced, but in the latter the K 2 S i F 6 film is formed. This 
is not soluble in the etching solution but was found [26] to be completely dissolved by 
pure 48 % HF. At intermediate concentrations etch depth has been demonstrated to be 
linear with time under stable conditions [26]. The etch rate is typically in the région 
0.4 ummin"1 and a highly polished surface results [27]. 
The reaction is thought to proceed by a two step mechanism [26]: 
(i) The oxidation of silicon by the injection of holes, produeed by the rcaction of 
M n O ; with H*: 
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MnO; + 8/Y+ -> Mn2+ + 4H20 + 5h+ (2.5) 
This is followed by: 
(ìi) The dissolution of the oxidised silicon surface by HF, for which différent 
mechanisms exist for high and low HF concentrations: 
low concentration 
Si + + M+ -> Si(OH), + (4 - X)e~ (2.6) 
(A<4) 
Si(OH)A -> Si02 + 2H20 (2.7) 
Si02 + 6HF-» H2SiF6 + 2H20 (2.8) 
high concentration 
Si + 2 F a / + Ah- -> 67F2 + (2 - A)* -
SÏF2 + 2tfF -> S/F4 + / / 2 (2.10) 
SiF4 +2HF^> H2SiF6 (2.11) 
ad — adsorbed state, h* = hole, e = electron 
A graph of etch depth versus time is given in figure 2.8. The etch rate is reported to 
show a maximum for a KMn04 concentration of 0.05M [26]. At increased 
concentrations the rate decreases gradually. At a concentration of ~ 0.12M, a negative 
rate is recorded representing déposition of the solid phase film [26]. Equation (2.5) 
demonstrates an increase in hole concentration with increasing KMnCU concentration. 
This explains the initial rise in etch rates with KMnCU concentration. 
120 
Time / min 
Figure 2.8 The silicon etching behaviour of KMn04 [26] 
As discusseci above, the KMn04 causes accelerated K2SiF6 formation on the silicon 
surface [26]. At low HF concentrations this formation exceeds the dissolution rate of 
K2SÌF6 in HF. However, as the HF concentration increases, H2SÌF6 removal can be 
maintained. The etch rates have been shown to be unaffected by the addition of F* 
[26]. 
Under conditions of increasing agitation, up to 800 rpm, the etch rate increases, it then 
saturâtes and remains constant. An Arrhenius relationship is seen between etch rate 
and temperature, as shown in figure 2.9, from which an activation energy of 
6.8 K-calg-mol"1 has been determined [26] for the etchant composition 
12M HF, 0.05M K M n 0 4 , H 2 0 at 800 rpm on (100) silicon. 
1/T(x l0 3 ) /K"' 
Figure 2.9 The temperature dependence of K M n 0 4 silicon etching [26] 
The drawbacks with etching silicon in this solution are etch rates which are typically 
only 1/3 of those with H N O 3 , HF, HAc and a build-up of reaction by-product which 
becomes important in large batch processes [26]. 
2.3.1.2 SILICON DIOXIDE ETCHING 
Silicon dîoxide is commonly etched by its conversion into soluble salts or complexes 
by a reaction with dilute hydrogen fluoride (PIF) [28]. HF dissolves silicon dioxide by 
domain etching, where by many pits are created in the oxide by the acid. Thèse 
increase in size, overlap and combine as etching progresses. The HF is often diluted to 
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slow the etch rate and buffered with ammonium fluoride (NH 4 F) [29] to avoid 
depletion of fluorine. This also ensures consistent etching and reduces photoresist 
attack. This etchant has been reported as being used in numerous ratios. Low H F 
concentrations are commonly used for processing smâll dimensions, since overetching 
to ensure complete material removal wi l l cause less undercut. 
Si02 + 6HF -> H2SiF^ + 2H20 (2.12) 
The réaction kinetics are related to the concentration of H F and H F 2 ions. The latter is 
commonly 4 - 5 times the HF concentration. The relative concentration of thèse ions 
affects the pH of the etch solution. The pH of a typical etchant composition is 3. H F 
and B H F (buffered HF) have poor wetting on silicon which can présent difficulties for 
etchant pénétration into deep holes. This can be aided by the addition o f a surfactant. 
In general film oxides etch faster than bulk and faster stili i f there are effects such as 
built-in stress, stoichiometry irrégulari tés or radiation damage [30]. Layers can be 
densified by annealing which wi l l resuft in a fall in etch rate. A dry thermal oxide wi l l 
etch slower than a wet grown layer since it has a closer packed structure [31]. Where 
the thermally grown oxide is undoped, the etch rate is uniform through its entire 
thickness. For implanted oxide this is not the case. Phosphosilicate glass (PSG) or 
borosilicate glass (BSG) also etch in HF and B H F with a rate which increases with 
dopant concentration [31]. 
2.3.2 DRY E T C H I N G 
2.3.2.1 HISTORY AND EQUIPMENT 
In dry etching a plasma is used to remove unmasked material layers, a high degree of 
anisotropy can be achieved [13], Material is removed by its chemical réaction with a 
gaseous etchant and/or by physical bombardment. This technique, adapted from 
photoresist plasma removal methods in the late 1960's, was initially abandoned due to 
the présence of tin residuals which resulted in severe device dégradation [32]. With 
the émergence of n-type metal-oxide semiconductor transistor ( N M O S ) and D R A M 
technologies in the early 1970's, the techniques were resurrected and by 1976 dry 
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etching was regularly used [14]. There are several types of dry etching processes 
which are summarised below. 
2.3.2.2 M E T H O D S O F D R Y E T C H I N G 
In a plasma etcher, the plasma is confmed between two close, parallel plate électrodes, 
one of which is R F driven and the other grounded [6]. A number of wafers can be 
placed on the grounded électrode. Molecular halogen gases are used for etching at 
high pressure (0.1 to 10 Torr), and low plasma potential (< 20 V ) . 
Reactive ion etching (also called reactive sputter etching, ion assisted chemical 
etching and chemical assisted sputtering) uses ion bombardment to achieve 
anisotropie etching of small dimensions [32]. The system is effectively an electrical 
circuit and chemical reactor operating interactively. The wafers are placed on an RF 
driven électrode (cathode) which is capacitively coupled to a high frequency 
(13.56 MHz) supply. The other électrode is grounded and includes the Chamber walls 
[33] which gives a high anode : cathode ratio. This, combined with the low operating 
pressures (0.5 - 100.0 mT), produces high plasma pótentials (200 - 500 V ) resulting in 
high energy ion bombardment [32]. Processing is initiated by the formation of a glow 
discharge plasma between the two électrodes, constituting a gaseous etching 
environment of charged species containing positive and negative ions, électrons, 
radicals and neutrals. The radicals and neurrals react chemically with the wafer to 
produce volatile species. The positive ions are accelerated and bombard the wafer. 
Their energy is dépendent on the de bias voltage across the plasma sheath (dark space) 
in the inter-electrode space [32], This bombardment results in volatilisation and 
accélérâtes material removal. Due to the asymmetric électrode configuration, a small 
negative bias develops between the anode and plasma, leading to preferential positive 
ion bombardment of the cathode with minimal sputtering of the anode [32]. Single 
wafer etchers meet stringent process demands and can be automated to reduce 
Operator handling e.g. microprocessor control and endpoint detection. These often use 
high power and pressure to achieve faster etching but some process control is 
sacrificed. A n auxiliary substrate heater maybe incorporated into the etcher design. 
Hexode style etchers allow more wafers to be etched simultaneously cpmpared with 
the planar design described above and preferential cathode bombardment is 
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pronounced [34], reactor structures are shown in figure 2.10. Alternatively, hybrid 
reactors combine several single wafer etchers in one machine to allow particular 
Chambers to be dedicated to specific chemistries. A molecular gas is used and 
operating parameters can be adjusted to provide good control over selectivity, 
uniformity and anisotropy [13]. Isotropy exists when chemical etching prédominâtes, 
which generally occurs at high pressure (> 100 mT) or low power. Optimum etching 
conditions are typically high flow rate, low (< 100 mT) pressures and low power to 
prevent damage. This may reduce rate and throughput, but maximises selectivity and 
dimension control. Sidewall bowing may sometimes occur due to reflection of 
bombarding species from the edges of the mask. Passivating films formed during 
etching can be removed from the surface by ion bombardment but remain on the 
sidewalls. This prevents undercut, resulting in vertical profiles [13]. Demands for 
higher linewidth control have encouraged the use of chlorine based chemistries, but 
with this cornes severe resist stability and residue problems. 
J L 
Figure 2.10 i) Planar Electrode Configuration ii) Hexode Configuration For 
Reactive Ion Etching (RIE) [35] 
Sputter etching Systems use high energy (> 500 eV) noble gas ions e.g. A r + to etch 
wafers on the powered électrode [6]. The ions are accelerated normal to the wafer in 
an applied field by momentum transfer. Atoms near the substrate surface become 
volatile and are removed. Typical operating pressures are 0.01 to 0.1 Torr. This 
produces high anisotropy but poor selectivity [6]. 
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In reactive ion beam etching (RIBE) fluoro-carbon reactive gases are used. Ions 
produced from electron/gas collisions in the plasma within a discharge chamber are 
extracted and accelerated onto the wafer by an electrostatic lens. The high ion 
energies (600 - 1200 V) and densities are separately controlled and gas pressures are 
low (< 2 mT) to prevent beam decollimation by scattering. This apparatus uses a cold 
cathode or heated filament source. Radiation damage can sometimes be problematic 
in 
2.3.2.3 C H E M I S T R Y O F P L A S M A S 
When inert plasma species are used, the wafer is bombarded by the positive ions and 
subjected to fluxes of other charged and neutral particles [35]. In reactive gases, e.g. 
chlorine or fluorine, the chemistry is more complex. For example with CF^ gas, 
collisions lead to the formation of saturated (CF* ) and unsaturated (CF* 2) radicals, 
molecular ( C F 3 + ) and atomic ions (F") and the reaction with the substrate yields free 
atoms (F), while molecular interactions result in polymer products [35]. Wafer 
surfaces have sites for the adsorption of some of these species. A chemical reaction 
takes place and the products are subsequently desorbed due to volatility and/or ion 
bombardment. 
Most halocarbon gases etch under conditions at the limit of polymer formation which 
can result in trapped back scattered metal contaminants. Surface damage and charge 
trapping can also occur. These problems can be reduced or eliminated by post etch 
anneals, appropriate etch sequences or backside gettering [35]. 
2.3.2.4 R I E P R O C E S S P A R A M E T E R S 
The key characteristics of RIE, such as rates, selectivity, resolution, profile and 
uniformity, can be controlled by several parameters. The individual effects of these 
parameters on the microscopic attributes, e.g. particle energy, gas phase chemistry, 
surface chemistry and electrical factors, are difficult to assess since their interactions 
are complex [35]. The effects of various parameters have been reviewed by Gorowitz 
[35] and are summarised below 
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The etch rate is dépendent on the rate of generation and consumption of active species 
and the rate of removal of reaction products. A t low flow rates, there is an inadequate 
supply of etch species, resulting in low etch rates. Etch rates increase rapidly with 
increasing flow rate, up to a maximum. Rates then decrease, despite a continued 
increase in flow, due to decreased residence times for the etching species, i.e. the 
active species are pumped from the system before they have time to react. The ratio of 
effluent : input gas flow is referred to as the utilisation factor. This factor is related to 
surface area, meanìng that etch rates show an area dependence, Icnown as the 'loading 
effect' where [13]: 
G = Génération rate per unit volume and time. 
R = Etch rate. 
n = Number of atoms per unit volume of layer being etched. 
x = Recombination rate, 
k = Reaction rate constant. 
A = Surface area to be etched. 
V = Volume of plasma. 
The loading effect is particularly relevant where différent numbers of wafers are input 
in batch reactors or there are différences in the exposed area across a single sample 
causing local etch rate variation, underetching can also resuit [13]. 
Etch rates generally increase monotonically with applied power since this affects the 
électron energy distribution which, via collisions, affects the génération of active 
species [35]. Increased power can compensate for decreased résidence times in 
conditions of high flow, but can resuit in photoresist dégradation, increased loading 
effects, etch non-uniformity, substrate heating and bombardment damage which 
subsequently affects anisotropy, selectivity and etch rates [35j. 
(2.13) 
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As the pressure increases in an RIE system, residence time and collision frequency 
also increase, but mean electron energy decreases and, since the latter détermines the 
rate of active species generation, etch rates decrease [35]. At high pressure, the flux 
ratio of atomic : ionie species increases which enhances the chemical component of 
etching, reducing anisotropy [35]. 
Since wafer température affects reaction and product formation rates, the reaction rate 
exhibits a temperature dependence, despite the fact that a signifìcant amount of the 
activation energy is provided by ion bombardment [35]. Typical chamber 
températures are 40 °C with the wafer carrying électrode typically partially thermally 
isolated from the chamber by an independent heat exchanger system. At higher 
températures the chemical and therefore isotropie aspects of the etching are enhanced. 
However, for an unsupported wafer, RE power and reaction heats can produce typical 
temperature rises of 100 - 200 °C in a 75 mm diameter wafer [35]. The thermal 
stability of the resist and the ability to cool the wafer surface are therefore important 
process considérations. 
The électrodes, particularïy the cathode, need not be inert but their chemical 
interaction wi l l affect such parameters as etch rate, uniformity and loading. Stainless 
steel or other metal électrodes can slow rates and cause heavy metal contamination or 
form localised masks. Teflon, carbon and silicon cathodes stimulate the release of 
fluorine which reduces carbon build up in the chamber. During etching the électrodes 
and chamber walls can become coated with chemically inert films of involatile 
halides, oxides or even polymer reaction products. Ion bombardment may produce 
sputtering, redeposition and undetected changes in the coatings which then affect 
etching characteristics. A dependence on mask material is also experienced. 
Chamber geometry also influences etching. A large électrode spacing increases etch 
rates and uniformity. Différent etch gases of course have différent effects. CF^ etching 
leads to a C F polymer film which inhibits etching, SF .^ etching causes déposition of an 
S F 2 film with a lesser but similar effect, while N F , rcsults in no film déposition. The 
etched profile has also been shown to exhibit a dependence on excitation frequency 
[36]. 
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2.3.2.5 S I L I C O N E T C H I N G 
Mono and poly crystaüine Silicon can be etched using fluorine-based etchants e.g. 
C F 4 , C H 3 F , C F 4 / 0 2 , SF 6 , C 2 F 6 / 0 2 and N F 3 . These mainly produce the volatile products 
of S iF 2 and S iF 4 [13]. Oxygen addition (1 - 10 %) to some fluorocarbons increases the 
Silicon etch rate [36]. Using C F 4 as an example, the oxygen is thought to react with 
C F n * to form C O or C 0 2 , releasing the fluoride ions to react with Silicon. However, 
this can resuit in excessive undercutting [35]. Anisotropy can be achieved by 
decreasing the fluorine atom flux or increasing the ion energy, but the Silicon : Silicon 
dioxide selectivity is reduced. For example, SF 6 , combined with a fluorine atom 
reducing électrode material, etches Silicon anisotropically [35]. The addition of 
nitrogen to S F 6 enhances the photoresist etch rate but the Silicon etch rate is increased 
much more [37]. 
Ion bombardment increases the Silicon etch rate by the continuous volatilisation of 
fluorinated Silicon, thereby exposing bare Silicon to the fluorine atoms [35]. Without 
this effect, a moderately stable, fluorinated Silicon layer would form on the surface. 
Ion bombardment is also thought to damage the Silicon surface which allows the 
reactive species to etch thèse sites more readily [35]. 
For anisotropie, sélective RIE of Silicon, chlorine or bromine based gases can also be 
used [38]. With the addition of argon, hélium or nitrogen, non-reactive ion 
bombardment is increased. After etching single crystal Silicon in CC1 4 , C C f / N 2 or 
C C l 4 / 0 2 , pyramidal structures more than 1 um deep are sometimes seen in unmasked 
areas [35]. This is thought to be due to déposition of pofymeric residues or stacking 
faults in the Silicon lattice acting as local masks. With gas compositions such as C l 2 , 
H C l , B C l 3 / 0 2 î C 2 F 6 /C1 2 , C1F 3/C1 2, CC1 3F, and C C l 2 F 2 / 0 2 , the pyramidal formations do 
not occur and etched features with vertical sidewalls are obtained. Bromine containing 
etchants include C B r F 3 and C B r F 3 / 0 2 . Oxygen in the latter composition prevents dark 
rough Silicon flnishes due to the non-volatile products, and increases Silicon : Silicon 
dioxide selectivity [35]. 
With gases containing carbon. chlorine and fluorine, it is considered that since the 
carbon-fluorine bond is stronger than the carbon-chlorine bond, chlorine dominâtes 
the etching behaviour. Following etching, in some cases, there is a région of heavy 
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lattice damage roughly 100 Â deep. This can be considered as a région of amorphous 
Silicon with a high void density and behaves differently from the bulk material [39], 
2.3.2.6 S I L I C O N D I O X I D E E T C H I N G 
High selectivity over Silicon is a fréquent requirement of Silicon dioxide etches [35]. 
Anisotropie, sélective etching of S i 0 2 or S i 3 N 4 in C H F 3 î C F 4 and C 2 F t ì can be achieved 
at low pressure due to polymer formation [40], Saturated fluorocarbons are common 
etches but with < 40 % hydrogen, the C F 4 / H or C/F ratio is high, polymer formation 
dominâtes and Silicon dioxide etch rate drops to an unacceptably low level [35]. Other 
etchants that control polymer formation are C H F / C O and C H F / N H . When etchine 
v J 3 2 3 3 b 
with C F 4 , low pressure and exposure to ion bombardment lead to the inhibition of 
polymérisation. Polymerisation is affected by the H^ level which reduces the F 
présent. Fluorocarbons undergo sputter assisted reactions with the oxide lattice 
leading to the formation of volatiles e.g. C O , C 0 2 and C O F 2 ) which allows material 
removal to continue [35]. Where fluorocarbon species contact Silicon or resist, there is 
no oxygen to react and etch rates are generally drastically reduced [35]. C H F 3 or 
C F 4 / H 2 can achieve a Silicon : Silicon dioxide etch rate ratio of up to 1 : 30. S i 0 2 and 
Si etch rates both increase with the addition o f H 2 depending on the pressure, 
residence time and électrode material [35]. The addition of oxygen increases the F 
présent and the etch rate is reduced [41]. When etching with C H F 3 , the etch rates 
increase with power density for most materials but most dramatically with S i 0 2 [42]. 
This can be used to enhance material selectivity. Often conditions providing high 
oxide : resist selectivity do not provide a high Silicon dioxide : Silicon selectivity and 
so a two step process is required [35]. 
2.3.3 C O M P A R I S O N O F W E T A N D D R Y E T C H I N G 
Both wet and dry etching techniques mcet some of the criteria given at the beginning 
of section 2.2, but neither meets ail. Wet etching offers the benefits of uniformity, 
economy and low temperature/energy environments. However, it présents handling 
and disposai problems, can cause suspended structures to stick to the substrate and is 
invariably isotropie [13]. It is for thèse reasons which nave become more crucial with 
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the drive to smaller dimensions, that dry etching methods were developed, and are 
now widely used in fabrication. However, radiation damage, poor uniformity across 
the wafer and repeatability between subséquent wafers can be problematic [13]. High 
variation in etch characteristics can also be experienced from machine to machine. For 
mi ero structure fabrication, dry etching can be important to avoid the effeets of 
stiction. In addition to environmental benefits, plasma etching offers high throughput. 
The key advantages of reactive ion etching are the ability to etch features with high 
précision, selectivity and minimal loss of criticai dimensions from a variety of 
materials. This can facilitate the production of specialised geometries, based on the 
controlied érosion of overlying materials causing deliberate changes in surface 
topography. Occasionally a deep dry etch is followed by a short wet etch to reduce 
contamination and radiation damage. The essential benefits of dry etching are lost in 
this last step, e.g. the ability to pattern accurately and anisotropically. However, stress 
and cracking at the sharp 90° corners from dry, and particularly reactive ion etching, 
can cause problems i f the corners are not rounded by a wet etch [35]. 
2.3.4 A L T E R N A T I V E T E C H N I Q U E S 
Lift-off is a patterning alternative to etching which can be used to form images 
without etching. For lift-off, a material layer is deposited on a previously patterned 
resist which is then removed in a solvent. The solvent dissolves the resist. Where the 
material was on it, this is also removed [13]. In the windows of the original 
photoresist layer, the deposited material is directly on the structural layer below, 
where it remains unaffected by the solvent as shown in figure 2.11. Disadvantages of 
lift-off are round topped profiles where shadowing has occurred, temperature 
limitations to below 200 - 300 ° C , low repeatability and poor process control [7]. 
Ultimately, control of minimum dimensions is dependent on the ability to deposit 
material into resist openings. For lift-off, the top edge of an image should extend 
beyond the remainder of the layer. This allows solvent access to the photoresist 
sidewalls after layer deposition on top of the resist. Solvent treatment (e.g. 
chlorobenzene) and multilayer resists can be used to control the resist profile for lift-
off [13]. In research and small scale production, lift-off can prove the only practical 
way to fabricate structures. 
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Exposed resist 
Unexposed resist 
Substrate 
Resist developed 
to give a negative 
profile 
Metal deposited 
directly on to 
silicon 
Metal 
deposited on 
top of resist 
Metal remains 
on silicon in 
selected areas 
Metal 
removed 
with resist 
Figure 2.11 Lift-off Process Sequence 
L I G A (Lithographie, Galvanoformung, Abformung) is a specialised patterning 
technique which combines x-ray lithography, electroplating and micromoulding for the 
direct fabrication o f structures with large vertical aspect ratios, typically 100 urn or 
more in depth [43]. Resist features are electroplated to give an accurate negative micro 
replica which, after curing, is either used itself or as a mould for polymer, plastic or 
ceramic structure formation [43]. However, L I G A is expensive as a synchrotron is 
required to generate the high energy collimated photons to enable complete exposure 
of the thick photoresist. Only a few such facilities exist worldwide. S L I G A (sacrificial 
L I G A ) combines the above technique with sacrificial layers to allow the fabrication of 
suspended elements such as gears [43]. 
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2.4 M E T A L L I S A T I O N 
Devices are of no practical use until connected to the outside world for power supply 
and communication purposes. This requires electrical contacts, so that voltages can be 
applied across the device and currents drawn from it. Contact pads and metal 
interconnects are usually deposited on the top surface of a device, with choice of 
metal dépendent on the application [44]. There are several factors to consider in 
metallisation such as; metal/semiconductor adhésion, etch selectivity, ease of wire 
bonding and material dégradation during high current or temperature opération [13]. 
L o w résistance ohmic contacts are generally required, which exhibit straight line IV 
characteristics over the current and voltage operating range of the device [13]. The 
contacts must only transfer current to and from the semiconductor and should not play 
an active role in the device opération, for example by current injection [13]. Contact 
résistance can be controlied by degenerate doping o f the semiconductor-metal 
interface région. Ohmic contacts are typically formed by a two step process. Initially a 
heavily doped région (> IO 1 0 cm"3) is formed on which the metal contact is deposited. 
This allows a wide choice of material Systems [13]. Device contacts and 
interconnections may be provided by single or multiple metal Systems [7]. Multilayer 
contacts are clearly more complex and expensive than single layer contacts and are 
therefore reserved for situations where the latter perform badly. A n alternative is the 
use of multilevel contacts which are typically 2 - 4 material layers deep. This type of 
contact provides design flexibility by giving more surface area for connection, but 
complexity and the need for planarisation are increased. The technology relies on the 
ability to deposit and pattern, at low temperature, high quality insulating layers 
between the metals. Temperature cycling should be withstood while maintaining 
electrical integrity and connection to terminais should be easily achieved. The 
physical and chemical characteristics of a metallised contact are intimately related to 
the performance of the final device. 
Difficulties can arise from: 
(i) Thermally induced chemical reactions at the metal/semiconductor (or 
metal/metal interfaces in multi-metal Systems) can ultimately cause device 
failure. A n example of this is 'purple plague' which can occur in 
aluminium/gold Systems. Also at high températures metals can react and lose 
their définition by décomposition or mechanical failure [44]. 
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(ii) Interdiffusion at boundary régions, in which metal atoms diffuse into the 
semiconductor and semiconductor atoms into the metal. This phenomenon is 
enhanced by high températures and power. 
(iii) Electromigration, where metal is transported under the influence of current 
flow. This results in void formation at one end o f a metal interconnect with 
globule build-up at the other, resulting in open circuit and short circuit 
conditions respectively. This problem has been exaggerated by the very high 
current densities présent in metal conductors caused by continually reducing 
device dimensions [13]. 
The problems of electromigration can be reduced by using a metal with a large 
diffusion and activation energy, for example gold. At the same current density and 
temperature, the mean time to failure (MTTF) for gold is typically 23 - 40 times that 
of aluminium. However, due to the poor adhésion of gold to silicon, an intermediate 
layer such as Cr, Ta or T i is required [13]. For this purpose, spin-on glasses, e.g. 
polyimide, C V D layers with high conformation and reflowed sputtered layers hâve 
been used. This type of contact is very complex and is used only in specialised cases. 
A review of various metallisation schemes has been carried out by Murarka [44] and 
is summarised below. 
2.4.1 T Y P E S O F M E T A L L I S A T I O N 
2.4.1.1 P O L Y S I L I C O N 
The properties of deposited polysilicon films and process induced changes to them are 
highly dépendent on the déposition method. Ion implanted polysilicon is generally 
used to achieve good linewidth control despite its instability at high températures due 
to a needle like grain structure. 
2.4.1.2 T U N G S T E N A N D M O L Y B D E N U M 
Thèse have a low thermal expansion coefficient and resistivity and are definable in a 
variety of etchants. A common application is in multimetal Systems and as gate metals 
79 
in M O S devices. Refractory metals (and their silicides) are sometimes employed to 
improve the rehability and performance of aluminium. Thèse avoid reflectivity and 
électron mobïlity concerns. They can be evaporated, sputtered or deposited by C V D 
methods. However, adhésion to silicon, polysilicon and silicon dioxide is poor without 
an intermediate layer or the use of sputter embedding. Thèse metals are unstable 
during oxidation and their high melting point results in low diffusivity and small grain 
size. Annealing or déposition of overlayers can control this. Tungsten applications are 
widened by the ability to selectively deposit it, allowing its use for metallic plugging 
[45]. 
2.4.1.3 C O P P E R 
For copper, the use of adhésion promoters, increased energy in déposition or surface 
pretreatment is essential. Copper displays low resistivity, heat of formation and 
reactivity, high diffusivity and deep levels in silicon resulting in lifetime dégradation. 
Concerns include dielectric compatibility in adhésion, diffusion, etching, déposition, 
contamination and electromigration. 
2.4.1.4 S I L I C I D E S 
A i l silicides operate at higher températures than aluminium but can be restricted by 
the eutectic temperature. Silicides are normally formed by the déposition of a 
refractory metal onto poly or monocrystalhne silicon, foliowed by sintering and 
removal of unreacted metal. If aluminium is then deposited, a clean interface with no 
spiking results. However, trace levels of water and oxygen must be rigorously avoided 
in silicide formation, which is therefore normally conducted under vacuum conditions. 
Alternatively, films may be co-deposited by evaporation, sputtering, or C V D . For a 
given silicide, sputtered films have a 50 - 100 % higher resistivity than sintered films 
due to higher electron mobility resulting from larger crystals. C0SÌ2 offers the lowest 
resistivity, is thermodynamically stable and not affected by processing conditions 
below 900 °C. However, it consumes much silicon in formation. PtSi and Pd 2 Si 
consume minimal silicon in formation but have poor high temperature stability. W S i 2 , 
M o S i i and TaSb have become popular for small devices. They provide high 
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température and oxidation stability. W S i , and T i S i 2 are preferred silicides as they can 
be co-sputtered. A typical multilayer contact is formed by the sputtering of T i 
followed by W and A l , with a subséquent nitrogen anneal. Other silicides, e.g. T i S i 2 , 
offer lower chemical résistance vvhich gives reliability concerns. 
2.4.1.5 C H R O M I U M 
Cr (and Ti) have low barrier height and so form ohmic contacts with moderately 
doped silicon. Adhésion to insulator surfaces is good and a common use is in 
multimetal Systems with gold. Chromium is normally E-beam evaporated and can be 
readily etched, following removal of a thin passivating oxide film. 
2.4.1.6 P L A T I N U M AND P A L L A D I U M 
Thèse are commonly used to form shallow junctions for Shottky barriers and ohmic 
contacts. Palladium avoids the water free déposition complexities of silicides, is easily 
deposited and readily etched in a number of common solutions. Etching of platinum 
can be carried out in dilute aqua regia (3HC1 : 1 H N 0 3 by volume). 
2.4.1.7 S1LVER 
Silver is commonly used with titanium in multilayer Systems, for Schottky devices. It 
is etched in basic or acidic solutions. Silver, however suffers from migration 
problems. 
2.4.1.8 G O L D 
Gold is ductile, weldable, readily deposited by vacuum evaporation and pattemed in 
aqua regia or K I / I / H 2 0 which are compatible with a photoresist mask, or cyanide 
based etchants. The resistivity of thin film layers is almost equal to that of bulk. Gold 
is used in multilayer connections with chromium, titanium or tantalum. Thèse form 
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intermetalUc compounds on subséquent high temperature processing. This inert metal 
can tolerate high current density and temperature without being subject to corrosion or 
electromigration. However, its inert nature inhibits adhésion by chemical means, 
precluding its single layer use and lifetime dégradation can resuit from the use of 
gold. 
2.4.1.9 A L U M I N I U M 
Aluminium, alone and as an alloy (e.g. with copper) is used extensively for device 
metallisation due to its low resistivity (2.7 x 10"8 ohmm"1 and 3.5 x 10'8 ohmm"1 
respectively), good adhésion to silicon, silicon dioxide and silicon nitride and ease of 
déposition [6], Aluminium ohmic device contact formation is a simple, repeatable, 
reliable, low cost technology [13]. Aluminium is compatible with gold which is 
commonly used in wire bonding for package connection and can be readily deposited 
and etched. 
Aluminium/sil icon mixtures exhibit eutectic characteristics, i.e. when mixed, the 
melting point o f the mixture is below that of either metal alone, this restricts its use. 
Spike formation can be a particuiar problem with aluminium contacts on silicon [6], 
Where aluminium is in contact with silicon it wi l l dissolve into the silicon at the 
interface during the high temperature annealing step. The amount dissolved is 
dépendent on the solid solubility of the materials. The volume of silicon consumed by 
aluminium can be calculated by équation (2.14) [6]: 
Volume of silicon = 2fdt(HZ)S 
pAl 
pSi 
(2.14) 
d = diffusion coefficient for silicon in deposited aluminium films 
/ = anneal time 
H = silicon heiglit 
Z = silicon width 
S = solid solubility of silicon in aluminium at the anneal température 
p = density 
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Due to the tendancy for spiking and electromigration in addition to its low melting 
point (660 °C), aluminium is limited to applications with post processing temperatures 
below 450 °C [44], A current density above ~ 109 Am" 2 in aluminium used alone is 
sufficient to promote electromigration. This effect is dependent on the metal 
deposition method, linewidth and crystal structure. It can be reduced by the addition 
of ~ 0.5 wt% of copper, dielectric encapsulation or film deposition in an oxygen 
atmosphere. A n addition of 4 wt% of copper can raise the mean time to failure 
(MTTF) by a factor of 10, but corrosion and dry etching considerations limit the 
maximum addition to 2 wt%. A further disadvantage with aluminium is its 
electronegative nature which makes it prone to corrosion despite its natural oxide 
protection. It is also soft and therefore easily physically damaged. These drawbacks 
can be addressed by chip coverage in Phosphosilicate glass (PSG) or silicon nitride, 
with windows to access the bond pads improving yield and reliability. 
Typically, mixtures containing 1 wt% of silicon are used depending on the maximum 
process temperature. Single layer ohmic contacts are formed by heating aluminium 
after deposition to a temperature just below its eutectic temperature. Since the 
aluminium only truly contacts the substrate at discrete points, these are under 
considerable pressure resulting in melting below the eutectic temperature. Melt ing 
causes bonding at a number of .localised points which allows stress relieving plastic 
flow of the aluminium and a lower resistance than i f the full area were in intimate 
contact. In practice however, instead of uniform dissolution, the aluminium penetrates 
the silicon deeply at a few points forming spikes. This spike formation due to 
differential transport of material in the semiconductor is known as the Kirkendall 
effect [13]. The spikes are pyramidal on (001) silicon and appear as characteristic 
rectangular etch pits in the semiconductor surface which are most prevalent in regions 
of high stress, e.g. at the edges of windows. The effect can be minimised by co-
evaporation of the silicon and aluminium to satisfy the solid solubility requirement or 
by deposition of the aluminium on a layer of polysilicon or barrier metal e.g. T i N 
(which is stable under anneal conditions of 550 °C for 30 mins). This forms a low 
contact resistance and the silicon does not react with the aluminium 
The solid solubility of aluminium is such that during contact formation the silicon 
freezes out epitaxially as an extension of the semiconductor substrate, followed by a 
region of polycrystalline aluminium/silicon alloy and finally pure aluminium metal. 
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The nett resuit is a hìghly doped p* région formed in the silicon with connection made 
to the pure aluminium via an alloy layer. The aluminium and p + silicon form a 
tunnelling Schottky junction with dissolution of the trace oxides, precluding the need 
for the extensive cleaning procédures normally assòciated with junction formation 
[44], In the A l / n + -Si system the initial resistivity is high but decreases with heat 
treatment as does contact résistance [44]. Provided that températures are limited to 
below 200 °C, no spikes are formed. On a silicon dioxide surface, the insulating native 
oxide layer is reduced and A 1 2 0 3 formed, resulting in low résistance and strong 
bonding. On silicon nitride, the mechanism is less clear but it may again be due to the 
formation of a thin surface oxide [13]. In multilayer metal contact Systems, i f the first 
layer is aluminium, sputtering maybe required to remove the native oxide ( A i 2 0 3 ) to 
allow the subséquent layer to adhère properly [13]. 
Common techniques for aluminium déposition are: evaporation, sputtering and 
chemical vapour déposition. Aluminium can be evaporated [13] with low 
contamination under conditions of low pressure, at a typical rate o f 6000 Âmin' 1 , and, 
i f the substrate is heated to 300 °C, step coverage is promoted [13]. Sputtering 
increases step coverage and so is preferred for undulating surfaces [13]. The 
déposition rate is typically l ummin' 1. Aluminium also can be C V D deposited by the 
pyrolysis of an aluminium alkyl such as triisobutyl alcohol which décomposes to 
aluminium hydride and isobutylene at 260 °C in the following reaction [6]: 
IKCH^CHCH^Al 2AI + 3H2 + C4H8 + byproducts (2.Ì5) 
The catalyst T i C l 4 vapour is generally included prior to déposition and hearing in 
silane is used for the alloying step. The resulting iayer has a conductivity 90 % that of 
bulk and excellent coverage. Aluminium can be deposited by L P C V D (low pressure 
chemical vapour déposition) and subsequently alloyed with the silicon in the same 
equipment, resulting in high throughput and good film properties such as electron 
migration résistance, step coverage and film smoothness [7]. 
Once deposited, aluminium can be easily pattemed to form the required contact pads 
and interconnects. Wet etching of aluminium can be carried out using a mixture of 
H3PO4 and H N O 3 with or without C H 3 C O O H (or less commonly in K 2 B r 4 0 7 , K O H or 
K 3 Fe(CN) 6 ) [44]. Lift-off is also sometimes used for aluminium définition. In reactive 
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ion etching of aluminium, hygroscopic residues may form which draw moisture from 
the environment. This corrodes patterned metals and forms by-products. Aluminium 
can be dry etched using BC1 3 and CC1 4 without corrosion or attack on other layers 
[13]. 
2.5 DIFFUSION AND ION I M P L A N T A T I O N 
The electrical characteristics of silicon can be altered in a controlled manner by the 
introduction of impurity atoms or dopants into the crystal lattice [6]. This is a key 
technique in semiconductor processing and is generally achieved by either diffusion 
or ion implantation [6]. The requirements of doping are, in common with most other 
process steps, high throughput, uniformity and dose control with low process 
temperature and contamination levels along with compatibility with standard 
processing materials. 
To compare the two techniques, ion implantation tends to result in sharper doping 
profiles with lower levels of contamination and good control over a wide range of 
doses [13]. It is considered most suitable for smaller geometries and local area doping. 
Several separate implant steps with different parameters (e.g. ion energy, substrate 
temperature) can be combined, allowing the production of dopant profiles which are 
unobtainable by diffusion methods. The low temperature of this process ensures 
existing dopant profiles are not altered and allows greater variety in masking material 
e.g. photoresist can be used without cross linking occurring [13]. The lateral 
penetration with implantation is lower than for diffusion allowing higher dimensional 
control of structures. Disadvantages o f ion implantation are, high energy and high 
beam currents which can cause damage and the need for sophisticated, expensive 
equipment [6]. 
2.5.1 DIFFUSION 
The difmsivities of common dopants are less in silicon dioxide than silicon. 
A n oxide layer can therefore be used as a mask usually ~ 1 um thick. At 
the mask edges some lateral diffusion occurs. The most 
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common silicon dopant is boron which results in p-type material, arsenic and 
phosphorus are used as n-type dopants. These three elements are all highly soluble in 
silicon, typically > 5 x l 0 2 0 cm"3. The typical carrier concentration (n) in silicon is 
5 x l 0 1 8 cm"3 at 1000 °C [6]. If the dopant concentration is < n the región is said to be 
intrinsic i f it is > n, then it is extrinsic. A n abrupt doping profile is a normal 
requirement. 
When boron is used in silicon it acts as a donor, causing vacancy diffusion with a 
coefficient that varíes linearly with dopant concentration [13]. Boron has a diffusivity 
of lO" 1 2 cm"2 at 1200 °C and high solid solubility. The misfit factor is 0.254, 
consequently large amounts of boron held in the silicon lattice result in strain induced 
defects and considerable crystal damage. This sets the practical upper limit for doping 
as 5 x 10 1 9 atomscm"3 from the reaction [13]: 
2B203 + 3Si o 4B + 3Si02 (2.16) 
Phosphorous has a diffusivity comparable to Boron, but a lower misfit factor of 0.068 
[13]. However, the practical limit of phosphorus doping is an active carrier 
concentration of 3 x 10 2 0 atomscm'1. 
In diffusion, the impurity atoms are thermally distributed. Rates are temperature 
dependent and increasing temperature allows atoms to penétrate the wafer surface 
faster. A n inert gas containing the dopant is passed over the cleaned wafer held in a 
quartz boat in a open fumace, typically with a 10 - 100 cm fíat zone held within 0.5 °C 
of the deposition temperature in the range 600 - 1200 °C [13]. A n alternative closed 
tube furnace can be used for low contamination diffusion but the tube must be broken 
for sample removal. The radial thermal gradients can cause dislocation and slip faults 
which can be minimised by loading and withdrawing the wafers at a slow rate of 
~ 10 cmmin' 1 [13]. Alternatively the temperature can be ramped once the wafers are in 
place with appropriate adjustment of diffusion times. 
Liquid, solid, gas or planar sources are used to introduce the dopant into the system 
[13]. For solid (powder) types, oxygen or nitrogen flow increases umformity. For 
liquid, e.g. trimethylborate, a carrier gas is bubbled through the liquid source in a 
chamber resulting in a saturated vapour. The process is easily initiated and terminated. 
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Gas, e.g. diborane (diluted with argon) is easy to handle but suffers from high toxicity, 
chemical instability, low concentration and poor uniformity across a batch and a wafer. 
Common solid sources are BN, AS2O3 and P 2 O 5 , liquid sources are BBr3, AsClj and 
POCI3 and gas sources are B2H6, A S H 3 and P H 3 . These are reduced at the surface in a 
reaction such as [6]: 
Planar sources are held in solid forni by a binder, as a wafer sized disc, impurity levels 
for a wide range of heavy metals are < 1 ppm. Thèse dises are stacked with each acting 
as a source for the adjacent two wafers, as shown in figure 2.12. A carrier gas is often 
used to control transport and prevent back diffusion. The planar sources such as BN 
are typically preoxidised at 750 - 1100 °C for 30 minutes [13]. The limitations of this 
technique are the rate of dopant transfer and high sensitivity to traces of oxygen and 
water which results in the formation of a surface layer of borie acid. After appropriate 
planar source préparation to freshen the surface, doping wafer uniformity of 2 %, 
wafer to wafer uniformity of 3 % and run to run uniformity of 4 % can be achieved 
[13]. The use of halogenic dopant compounds, e.g. BBft, reduces heavy metal 
contamination and is therefore ideally implemented towards the end of a device 
processing séquence. Other means of achieving predeposition are spin-on sources such 
as organosilane compounds spun 5000 Â thick, which achieve good uniformity but 
poor control and LPCVD which introduces an extra step but avoids the need for 
uniform transport and allows sélective doping [13]. 
Diffusion may occur under conditions of constant surface concentration, where the 
vapour source maintains a constant dopant concentration at the surface, or by constant 
total dopant diffusion, where a fixed amount of dopant is deposited on the surface and 
2As2 Oj + 3Si -> 4 As + 3Si02 (2.17) 
Quartz boat 
Figure 2.12 Diffusion with solid dise sources 
then diffused. A two step process is common where predeposition involves the 
formation of a diffused layer under constant surface concentration conditions followed 
by the drive in or redistribution step under constant total dopant conditions in the 
diffusion furnace with an oxygen ambient [13]. The "solid solubility determines how 
hot a wafer should be to achieve the required level of doping. Time is also a factor. 
For short diffusion times, there is high dopant concentration near the surface but this 
falls off rapidly. At longer times the dopant concentration below the surface is 
increased, resulting in a flatter profile [13]. The dopant concentration gradient causes 
the atoms to diffuse away from regions of high concentration. The concentration 
profile resulting from diffusion is a gradual one with the concentration decreasing 
monotonically from the surface in a distribution dependent upon temperature and 
diffusion time as described by Fick 's equation [13]: 
dC(xj) d2 . x 
C = concentration at a distance x into the wafer and time t 
D is a température dépendent diffusion coefficient 
Diffusion proceeds by the atomic movement of dopants in the crystal lattice via 
vacancies or interstitials [13]. Vacancy diffusion occurs due to the finite probability 
that a host atom wi l l gain enough energy to leave its lattice site and become an 
interstitial itself, creating a vacancy. The neighbouring impurity then migrates to the 
vacancy. Interstitial diffusion is where an interstitial atom moves without occupying a 
lattice site. Atoms smaller than the host often move by this means. Group 1, 8 and 
transition metal elements generally diffuse by interstitial movement. Doped layers are 
typically evaluated by isotope tracing, junction depth, sheet resistance, C V reverse 
bias examination of a junction capacitance or secondary ion mass spectroscopy 
(SIMS) [6]. 
2.5.2 I O N I M P L A N T A T I O N 
During ion implantation the dopant species is introduced by a high energy ion beam 
and accelerated at high energy, depending on the depth of implant required. The 
88 
projected range for boron ions in silicon is - 3 u m M e V 1 . B F 3 is commonly used as a 
boron implant source. Collisions of electrons and neutral atoms produce ionised 
dopant atoms which pass through a mass separating analyser to an acceleration tube 
and on to the substrate. Ionisation is typically achieved by electrons supplied from a 
hot or cold cathode, an electronic discharge or an R F discharge. Ions incident on the 
substrate lose energy by collision with electrons and/or nuclei in the substrate before 
finally coming to rest. Boron, which is of low mass, mainly experiences electron 
stopping. 
Typical ion implantation energies are in the range 30 - 300 keV with ion doses of 
10" - 10 1 6 ionscm"2 [6]. Collisions with atoms in the perfect crystal lattice can result in 
the creation of regions of amorphous material. The higher the ion dose the greater the 
resultant lattice disorder. This damage degrades carrier mobility and lifetime, and 
necessitates annealing to remove it [13]. During annealing, dopant reactivation occurs. 
However, significant dopant movement can occur in the anneal step which may alter 
the intended dopant profile. In general, heavy ions result in a small volume of 
considerable damage while light ions cause a large volume of slight damage. 
Typically, the peak ion damage region is closer to the surface that the ion 
concentration maximum. Isolated defects are harder to anneal out then heavily 
damaged regions where the damage/semiconductor interface gradually moves toward 
the surface during the anneal step [13]. A crude method for detecting severe damage 
is a reduction in surface reflectivity, giving the surface a milky appearance. Annealing 
is achieved in a furnace or with lasers at a temperature below the melting point 
allowing crystal regrowth along original crystal planes to rebuild the lattice. 
Annealing conditions are material and device specific but annealing achieves only 
partial recovery of parameters such as lifetime and mobility. Generally at 400 °C, 
cluster disorders are removed with a 20 - 30 % recovery of electrical properties and at 
550 - 600 °C epitaxial regrowth occurs for boron and 900 - 1000 °C anneal 
temperatures lead to full activation [13]. Laser anneals reduce contamination, wafer 
warpage, lateral diffusion and dopant activation but limits process sequencing. Solid 
or liquid phase epitaxy can be carried out with IR lasers, cold processing with a pulsed 
laser keeps the substrate at ambient temperature and the dopants are frozen into place 
in the lattice. Rapid thermal annealing is also an alternative. This reduces dopant 
redistribution and takes just 10 seconds at 1000 °C using switched incoherent heat 
sources and point supports [13]. The implanted layer typically has a uniformity of 
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< 1 - 2 % and a reproducibility of 0.5 - 1 % from wafer to wafer [7]. The beam is 
often scanned and/or rotated to further increase uniformity and minimise process 
temperature. High temperature resists and wafer cooling during implantation can 
increase implant quality, typically allowing 1000 W power to be applied with a dose 
of 10 I S ioncm' 3 without the wafer temperature exceeding 105 °C [7]. Preimplantation 
of an inert ion may be used to make an amorphous layer to allow close control of 
dopant profiles and full dopant activation at low temperatures. For deep implantations 
a series of implants at varying ion energies and doses can be used. Implantation is 
carried out in order of decreasing temperature, to form a flat dopant profile. 
Greater control is possible in implantation than with diffusion although shallow 
implants of light ions are difficult to achieve with precision [6]. The beam current is a 
function of ion source material, ion extraction method and machine design. A dopant 
concentration which peaks inside the semiconductor with a profile determined by the 
ion mass and implanted ion energy is produced. This can be further adjusted by the 
acceleration potential. This profile is typically Gaussian in form along the axis of 
beam incidence [13]. However, with boron, the profile is assymetric with the highest 
concentration region toward the surface. In addition to dopant implantation there are 
other applications of ion implantation in semiconductor processing such as dielectric 
formation. 
2.6 O X I D A T I O N 
Silicon dioxide displays high stability and has excellent thermal and electrical 
insulation properties making it one of the most important materials in semiconductor 
devices. It has a resistivity of 101 2 ohmcm and thermal conductivity of 
1.4 x H) - 2 Wcm' 1 K"' [46]. 
Silicon dioxide can be deposited readily by a number of techniques alone or with 
dopants [46]. The growth parameters for silicon dioxide are affected by the orientation 
of the silicon substrate. For example the <l 11> plane has the highest growth rate [13]. 
Amorphous or fused silicon dioxide have lower densities than the crystalline form 
(tetrahedral) which makes them more receptive to dopants [6], Due to silicon 
dioxide's ability to flow at low temperature it is also used in planarising applications. 
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Silicon dioxide growth occurs naturally on silicon. A 10 - 20 Á thick silicon dioxide 
layer typically forms under conditions of room temperature and pressure [13]. Both 
temperature and pressure can be used to accelerate the growth rate in deliberate 
oxidation. Thermal oxidation can be conducted in a long quartz tube in an oxygen 
environment. The temperature is held at 900 - 1200 °C and the wafers are positioned 
within a central 'flat zone' with particularly high temperature control [13]. 
During the dry oxidation process, oxygen is passed over the wafer in a furnace at 
950 - 1250 D C ( ± 0 . 5 °C ). The resulting silicon dioxide layer has a high uniformity 
and predictability of final layer thickness is good. A dry oxide of 1 um thickness 
would be expected to grow in about 2.5 hours. For steam silicon dioxide growth, 
oxygen or nitrogen is used as a carrier gas which flows through a water bubbler at 
constant temperature at less than 100 °C [13]. The steam is created either by flash 
techniques, in which water flows onto a heated surface and steam flashes off from it 
laden with gas and passes into the furnace, or by torch methods in which the 
combustion of oxygen and hydrogen are used to produce water vapour. Steam growth 
is faster than the dry process and a film thickness o f - 1 um grows in - 1.5 hours [6]. 
The resultant oxide differs in structure and properties. 
Regardless of the oxide growth method used, the mechanisms are similar, the oxygen 
dissociates, simultaneously reacting with silicon. The oxidation process begins at the 
surface, consuming atoms and then progressively, as the layer is formed, uses silicon 
atoms from deeper within the crystal, while oxygen diffuses through the growing 
oxide layer [13]. The rate of oxidation is limited by the reaction rate at the interface 
and the diffusion of new species through the already formed film. As the layer 
thickens the growth rate becomes non-linear due to the necessity to diffuse through an 
increasingly thick layer of oxide. A general rule for silicon dioxide growth is that it is 
2.27 times the thickness of silicon consumed [13]. 
Since the compressive stress of a silicon dioxide layer can be as high as 1 GPa, and 
cannot be eliminated by annealing, it is most commonly used as a sacrificial rather 
than structural layer in microstructure fabrication. Thermal growth results in silicon 
dioxide o f excellent quality but large stress due to volume changes which can result in 
mechanical warping. This is because silicon dioxide formation increases a given 
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silicon volume by as much as 45 % [46]. This, together with the slow growth rates, is 
prohibitive to thick film production by thermal growth. Other drawbacks of thermal 
oxidation are the probability of particle contamination from the wafer loading and 
unloading processes (this can be reduced by automatic loading) and the high 
température redistribution of impurity ions. Silicon dioxide can be grown by thermal 
oxidation for a wide variety of applications e.g. dielectric isolation or barrier layers. 
With small dimensions, latéral diffusion becomes a critical parameter for retaining 
device performance and conserving wafer area [6]. 
The thickness of grown ordeposited silicon dioxide layers is commonly measured 
either by ellipsometry, which recognises changes in the polarisation state of reflected 
Iight, or by an optical interférence fringe method, which relies on the interférence of 
light waves retuming from two interfaces, the air/silicon dioxide and the silicon 
dioxide/silicon interfaces [13]. 
Silicon nitride is used in some applications in place of silicon dioxide. Silicon nitride 
is highly durable, displays good thickness control and low dopant diffusion. The film 
can be deposited by L P C V D at approximately 750 °C or plasma enhanced chemical 
vapour déposition ( P E C V D ) , at around 300 °C [6]. 
2.7 F I L M DEPOSITION 
Fi lm déposition techniques are of great importance in semiconductor processing, 
being used to form layers of many materials for a multitude of applications [13]. Thin 
films are the 'building blocks' of many device fabrication techniques and a baseline for 
surface micromachining with devices constructed from successive déposition and 
patterning of thin solid films (0.1 - 5 um) [46]. Some of the most important film 
déposition techniques used in micromachining are briefly described in the following 
sections. Particular attention is given to sputtering, the technique which was 
investigated during the course of this project. The essential requirements of deposited 
films are listed below [13]: 
(i) high uniformity 
(ii) good step coverage 
(ili) high material purity 
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(iv) good adhésion 
(v) the ability to be deposited to a required thickness 
(vi) controlied stress 
The déposition technique must also provide good rates for sufficient throughput, 
economie viability, operator safety and a small equipment footprint. 
Layers can be deposited by physical methods e.g, sputtering and evaporation or 
chemical means e.g. chemical vapour déposition [13]. Other methods of film 
formation include electrochemical déposition, screen printing - common in hybrid 
electronics and spin casting of materials such as inorganic glasses [46]. Epitaxy is the 
growth of single crystal semiconductor layers upon a single crystal semiconductor 
substrate [6]. 
The final deposited film thickness can be confirmed with cross sectional S E M or 
Fourier transform infrared analysis (FTIR). 
2.7.1 E V A P O R A T I O N 
To deposit a layer by evaporation, the source material is heated in a high vacuum 
causing it to evaporate, the vapourised atoms and molécules are then deposited onto a 
wafer [13]. The equipment consists of a vacuum chamber, a substrate holder - which 
may be rotating, a crucible containing the material to be deposited and a shutter [46]. 
The benefits of déposition by evaporation are high material purity and equipment 
simplicity but it is difficult to control déposition parameters such as rate, grain size 
and composition. Adhésion and step coverage may be poor and there is often x-ray 
damage. A wide variety of metals: plahnum, niobium, molybdenum, tungsten, 
titanium and tantalum can be deposited by evaporation. There are three heating 
mechanisms utilised in evaporation; resistive, inductive and electron beam as shown 
in figure 2.13. 
Resistive heating is simple, inexpensive and wafers do not incur radiation damage. 
However, it is restricted to low melting point materials, short nins which results in 
thin layers and filament contamination [6]. Inductive heating achieves high déposition 
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rates while avoiding radiation effects but requires complex équipaient and surfers also 
from crucible contamination risks [6]. Electron beam heating provides high déposition 
rates and allows the co-deposition of several materials in a controlied manner but does 
resuit in ionising radiation damage to wafers. A magnetic field is used to deflect the 
beam, screening impurities out [6]. During electron beam evaporation, high energy 
électrons strike a target made of the required déposition material. The electron energy 
is converted into heat which causes local melting and evaporation around the incident 
site of the beam [13]. The resuit is a région of high purity material inside the source. 
(i) 
(ii) 
A l 
RFcoil 
Crucible 
'E"beam 
Water cooled 
(iii) 
Thermionic filament 
Figure 2.13 Heating Systems in evaporation (i) Refractory wire coils, 
(ii) Inductive arrangement, (iii) E-beam evaporation [6] 
Evaporation methods also allow the déposition of epitaxial films in a process known 
as Molecular Beam Epitaxy (MBE). This is an ultra high vacuum (IO"10 T) evaporation 
process for the growth of very thin films, the environment is ultra clean to minimise 
defects and contamination, and controlied doping can be incorporated [6]. In this 
method an atomic or molecular beam of the film éléments is generated from thermally 
heated crucibles containing the déposition material Thèse then condense on the 
heated surface of a wafer forming an epitaxial layer, Substrates are placed face down 
to reduce contamination and rotated to improve uniformity, beam shape is controlled 
by an aperture between the crucible and substrate [7]. Several crucibles can be used 
with their temperatures computer controlled to achieve the desired film composition, 
real time monitoring of the film and growth environment can also be conducted [7]. 
2.7.2 S P U T T E R I N G 
Sputtering is a versatile method of material deposition and was the technique 
employed for aluminium deposition in this project. Sputter deposition can overeóme 
many of the problems exhibited by evaporation methods, allowing improved step 
coverage at lower temperatures with less substrate damage [13]. The system includes 
a vacuum chamber, a metal target, a sample holder and a high voltage de or R F power 
supply [46]. The chamber shape can be designed to optimise the number o f ionising 
events [6]. Sputtering takes place in vacuum conditions (10"2 T) [13] with an inert gas 
(e.g. argón) which is ionised in an electric field produced by the application of a high 
voltage ( 2 - 6 k V ) to form a plasma or slow discharge. Once the plasma is ignited, 
energetic ions are accelerated through the potential gradient. Positive ions are directed 
toward a cathode target material which they bombard with sufficient kinetic energy to 
remove its atoms by the transfer of momentum [13]. Atoms near the surface of the 
target become volatile and are transported as vapour to the substrate. The result is a 
continuous flux which condenses on the wafer. The energy and velocity o f the atoms 
are reduced by numerous collísions. Increasíng the pressure reduces the reflection of 
atoms from the substrate, increasing the deposition rate [13]. The different energies of 
incident ions define specific reactions at the target as described by table 2.1, which 
results in a cosine distribution of expelled atoms with a velocity range of 
3 - 7 x 105 cmsec"1. The mínimum energy required to initiate sputtering is 
approximately equal to the heat of sublimation of the source. To minimise the energy 
required to eject target atoms, the process uses an ion energy within the range for 
which sputter yields of one atom per ion result [6]. 
Atoms from the source and impurity species condense on the wafer as a result of 
electrically attractive forces and attach to the surface by chemisorption and 
physisorption to form a complete film, atom by atom. Progressive film growth is 
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ensured by the naturally decreasing free energy o f this system of molecular species. 
During sputtering the substrate undergoes mechanical motion so that all of the 
substrate is exposed to the same average number of sputtered atoms [6], Sputtering 
provides good control of film properties such as grain structure, film stress, step 
coverage uniformity and alloy composition. The high energy of sputtering leads to 
high surface bonding. Sputtering is well suited to the deposition of multilevel 
contacts. In this case backscattering can be used to clean the chamber and wafer 
surface between each material deposition [13]. Stress and other mechanical properties 
of sputtered films are dependent on sputtering conditions. In addition, trapping of 
inert gases can lead to anomalies in the film characteristics [46]. Sputtering is 
commonly used for aluminium and its alloys, refractory metal silicides, gold, 
titanium/tungsten, tungsten, molybdenum, silicon dioxide and silicon. However, 
sputtering can also be used in conjunction with alternative materials, including 
organic and inorganic compounds, and several materials can be sputtered in controlled 
atomic ratios [46], 
Energy Reaction 
2eV Physisorption 
4 - 10 eV Surface sputtering 
10 - 5000 eV Range of monolayer sputtering 
10-20 keV Ions driven into lattice structure 
Table 2.1 Reactions at the sputter target 
Radio frequency (RF) and magnetron sputtering are two common deposition methods. 
A typical radio frequency sputtering system consists of electrodes of alternating 
electric polarity to sustain continued expulsion of electrons from insulator surfaces. In 
one cycle of an RF waveform, enough electrons are emitted to sustain the required 
anode/cathode potential [13], In magnetron sputtering, a magnetic field is used to 
concentrate stray electrons around a target resulting in a high current density of 
10 - 100 mAcm' 2 see figure 2.14). This ensures that a large fraction of the sputtered 
atoms are ejected toward and deposited on the substrate (which need not be an 
electrode). Particles leaving the magnetic field toward the wafer cause ionising 
collisions instead of releasing redundant heat [13]. This provides high deposition 
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rates. A magnetron opérâtes at a voltage below that of a typical electron beam source, 
leading to less penetrating radiation [6]. Backside wafer heating can be used to allow 
precise control of the wafer temperature. 
Figure 2.14 Typical magnetron arrangement [6] 
2.7.3 CHEMICAL VAPOUR DEPOSITION (CVD) 
In C V D , one or several gaseous species undergo pyrolysis (thermal molecular 
breakdown into components). Some of the resulting species contact the wafer surface 
where they undergo a vapour/gas phase chemical reaction, nucleate and grow to form 
a solid film [7]. A C V D reactor consists of a heated quartz tube, sample holder, pump 
and gas mjectors [46]. Film growth is controlied by mass transport and is reaction 
limited which results in good film uniformity. C V D can be used to deposit polysilicon, 
Silicon dioxide and metals as well as superconducting and magnetic layers [46]. 
The basic equipment is realised in several différent designs. A hot wall reactor is 
similar to a Silicon dioxide growth fornace with three heater zones sustaining high 
temperature (300 - 1000 °C) within a quartz tube [7]. The wafers are placed in a holder 
perpendicular to the gas flow. Batch processing allows high throughput (up to 
200 wafers/run) and good film uniformity can be achieved although actual déposition 
rates are low, contamination can build up and flammable, toxic gases are generally 
involved [7]. A continuous C V D system is a conveyor on which wafers travel through 
a convection heated reaction chamber containing the reaction gases [7]. The parallel 
plate design is similar to a plasma etcher. Wafers are placed on a bottom (graphite or 
aluminium) électrode plate and the gas flows radially. An applied RF field initiâtes a 
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glow discharge at temperatures of 100 - 500 °C. Disadvantages of this system are low 
throughput and build up of contamination [7]. 
A specific form of C V D is epitaxial growth where a monocrystalline film is grown on 
a crystalline substrate. The layers fuse to form an extension of the substrate. C V D 
epitaxial growth is used widely in the formation of diaphragms [46]. Epitaxial films 
can be grown from solid, liquid or gas phase sources 0,1 - 100 \xm thick with accurate 
doping levels [13]. There are two process requirements for silicon epitaxial growth 
[13]: 
(i) Wafers should be tilted 2 - 4 0 off axis to expose the maximum number of 
crystal edges allowing matching to the existing lattice structure. 
(ii) The wafer surface must have sufficient nucleation sites, which can be formed 
by 0.2 - 1 um deep HC1 etching which also removes any crystal defects. 
The whole process takes less than one hour but parameters must be optimised to 
prevent misorientations or pattern shift. Lowering the pressure or changing reactant 
gas provide some degree of control over these factors. In batch C V D equipment, 
epitaxial silicon can be grown at temperatures from 900 - 1300 °C [13]. As with 
standard C V D , epitaxy suffers from the transport o f reaction by-products to the 
surface together with the required chemical species which may affect film quality. In 
situ, highly controlled doping can be achieved by adding hydrides to the gas stream, 
or the reactant gas can be diluted with hydrogen [13]. 
Low pressure chemical vapour deposition ( L P C V D ) gives high film quality and 
controllable mechanical characteristics including low stress (following an anneal 
step). It also displays good step coverage, low cost and the wafer packing density is 
high. Maximum mass transfer rate can be optimised by increasing the reactant partial 
pressure, mean free path and reactant concentration in the gas stream. As a general 
rule, an L P C V D film etch rate increases with decreasing deposition temperature. 
Certain L P C V D techniques use U V light to decompose the reactants allowing a lower 
process temperature [6]. The U V photons have an energy which is below the gas 
ionisation energy to avoid charged particle device degradation. U V L P C V D also gives 
excellent step coverage, low mechanical thermally induced stress and low defect 
density [7]. 
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Plasma enhanced chemical vapour deposition ( P E C V D ) uses a plasma to decompose 
reactant gases so initiating the reaction [46]. The apparatus consists of a vacuum 
chamber, pump, two electrodes, gas inlet and RF source [46]. The chamber is 
evacuated to ~ 5 x 10"s Pa and gas delivered at a few mT pressure. The plasma is 
struck resulting in many ionised species, some of which deposit on the substrate to 
form a solid film [46]. System cleanliness is of utmost importance. This is a faster and 
lower temperature process than standard C V D and allows more substrate versatility 
[46]. Stoichiometric control is difficult to achieve as trapped by-products are often 
incorporated in the films and these increase stress. Silicon dioxide and organic films 
e.g. polytetrafluoroethylene (PTFE), hexamethyldisilazane ( H M D S ) and resist are 
often deposited on non-planar substrates by this method [46]. 
2.7.4 P L A T I N G 
The plating of metals from solution is simple and inexpensive but produces poor film 
purity, thickness control and surface topography. In electrolytic techniques the wafer 
surface acts as the cathode and the metal to be deposited the anode. Plating occurs by 
the attraction of metal ions through an aqueous solution o f salts by the electric field 
between anode and cathode. The deposition rate is controlled by the current density 
[45]. 
2.8 C O N T A M I N A T I O N 
Ensuring low contamination levels is paramount in semiconductor processing. The 
mechanical and electrical performance of a device is inherently affected by 
contamination [13]. Contamination may be organic, inorganic or metallic in nature 
and range from monomolecular films to particles from 0.1 - 0.5 jam in size, i.e. large 
enough to affect feature dimensions during photo lithography [7]. Particle 
contamination results from operators, storage boxes, métal corrosion, equipment 
surfaces, handling tools, mechanical devices, cassettes, wafer friction, resist, chemical 
vapours, and scrubber brushes. Contamination may also be in the form of unwanted 
impurities, as-grown or from solutions, gases, air or glassware. In every stage of 
device fabrication, impurities can be incorporated inadvertently. This can be 
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minimised by the use of semiconductor grade chemicals and a high quality clean room 
[13]. The degree of contamination from processing is dependent on process time and 
temperature. During processing, efforts should be made to minimise contamination. 
Samples should always be handled with tweezers, vacuum wands and gloved hands. 
Contamination from diffusion is particularly common in open tube furnace systems. 
The quartz should be cleaned on installation and regularly during service [13]. 
Sensitivity to contamination can be so high that a monolayer of sodium can invert the 
surface of a 1 ohm silicon device [7]. Devices can often cost up to ten times their true 
price to accommodate the failures resulting from defects. Therefore on line 
examination is generally carried out. Various procedures can be used to control the 
problem of contamination and more sophisticated methods of analysis are continually 
being developed. Contamination can be detected for example by a surfscan which 
locates particles, fingerprints, haze, scratches, epispikes, cracks, pits, protrusions, slips 
and other surface abnormalities [7]. This method has micron scale resolution and a 
fast rate. Wafers are sorted into good and bad batches by comparison with the 
predicted angle of reflection of its laser beam. 
Organic absorption can occur during wafer storage and handling. Organic films may 
result from resist or solvent residue, wax, fatty acid fingerprints, oils, lubricants, 
detergents and coolants [7]. These bond by weak electrostatic bonding or strong polar 
bonding which results in a hydrophobic surface detectable by atomisation or cold 
plate condensation [7], Photoresist veiling and scumming can be readily detected by 
observing surface wetability after dipping [7]. Multiple internal reflection IR spectral 
studies have shown that a decrease in hydride coverage occurs over several weeks of 
clean room storage, but the fine structure (vibration modes) is destroyed due to 
surface oxidation after just a few days [47]. Hydrocarbons build up from the 
cleanroom air, reaching equilibrium after 5 - 6 hours. H 2 annealed or HF treated 
surfaces are less susceptible to this contamination. Hydrophilic wafers, i.e. those with 
a native oxide covering, demonstrate a higher uptake of organic contaminants than 
hydrophobic, i.e. those wafers which have been HF dipped [47]. In microstructure 
photolithography particularly, defects should be minimised, as this step forms the 
baseline for all subsequent processing. In all but one of the common resist removal 
processes tested [7], some residual remained. Plasma ashing was found to remove 
completely positive resist, while an ammonium hydrogen peroxide clean after gross 
removal left no negative resist. Spin coating can highlight contamination problems, a 
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seemingly perfect resist film can exhibit lifting, poor geometric control or 
undercutting due to an intermediate layer of water or other contaminant [7], The 
brittleness of positive resist makes this type of contamination common, and wet 
removal tends to leave residues [7]. Alternatively plasma techniques can be used. 
These are often used for a short de-scum after developing to avoid veiling [7]. Time of 
flight secondary ion mass spectroscopy (TOFSIMS) and mass spectroscopy (MS), 
unlike multiple internal reflection infrared spectroscopy (MIR) , can actually identify 
the chemical nature of contaminants. 
Inorganic contamination e.g. Na, K., Ca ions and A u , C u and Fe atoms arise from 
storage containers, process equipment, airborne salts and particles, corrosion, 
filtration and fumes [7]. These can bond very strongly by van der Waals forces, 
hydrogen or covalent bonding, depending for example on the ionisation of the wafer 
surface and humidity. Metal contamination results also in electrical characteristic 
degradation in fabricated devices. Inorganic ions are more difficult to remove than 
organic [7], such that after HC1 cleaning enough sodium can remain to cause 
inversion. Fluoride can be desorbed by a 3 minute rinse in hot water and chlorine by 
2 minutes in water at room temperature [7]. Metal contaminants can best be cleaned in 
a hydrochloric acid/hydrogen peroxide or sulphuric acid/hydrogen peroxide mixes. 
Gold and copper can be removed by placing in heated hydrogen peroxide while iron 
can be removed by a 60 second 30 % HC1 dip [7]. Water contamination is also 
problematic in lithographic processing [7], tending to form a barrier between the resist 
and substrate which can be removed by absorption, chemical conversion to ammonia 
by H M D S or dehydration by in-line heating chucks, IR, conduction or microwave 
sources [7]. Detection of inorganic contaminants can be carried out with S E M , 
transmission electron microscopy (TEM) , atomic absorption spectroscopy ( A A S ) , 
x-ray analysis ( X R A ) or spark emission spectroscopy (SPS), but methods for their 
removal are not very effective [7]. Iron, sodium and potassium contamination due to 
skin salts resulting from touching of wafers can lead ultimately to surface leakage 
failure of devices. Diffusion, oxidation and deposition steps can all drive metal ions 
into the matrix, making cleaning prior to these steps essential [7]. Total reflectance 
x-ray fluorescence can be used for detection although this is only sensitive to some 
metals. A greater range of metals can be detected by infrared. The technique is 
combined with vapour pressure decomposition using synchrotron radiation or 
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polysilicon encapsulation. Secondary ion mass spectroscopy (SIMS) can also be used 
and is suitable for sample sizes which are smaller than whole wafers. 
Almost all chemicals exhibit one or more deep impurity levels in silicon, 
detrimentally affecting the electrical characteristics [13]. Deep impurities can be 
deliberately channelled away from active regions in a process called damage gettering 
which involves heat treatment, sandblasting or abrading of the back surface. This 
provides a ready supply of vacancies which acts as a sink for deep impurities, but can 
also produce high interfacial stress. Copper, iron and gold are important deep 
impurities as they diffuse rapidly through the lattice and have large solid solubilities. 
Copper and iron can be frozen out in cooling, leaving by a process of diffusion or 
being removed by doped oxide growth. Any remaining atoms condense around 
dislocations [13]. 
Wafer contamination can be minimised by good cleaning procedures. Typical 
methods are solvent rinsing, vapour degreasing and ultrasonic cold cleaning [13]. 
Wafer scrubbing is also a well established technique for particulate removal. 
Equipment may combine mechanical brush scrubbing where a meniscus of water and 
detergent rather than the brush are in intimate substrate contact with high pressure, 
4000 psi jet cleaning together with wafer spinning and constant rinsing [7]. The brush 
rotates in opposition to the wafer to create lateral force .while actuators ensure the 
application of constant pressure to remove particles from etched topographies. 
Brushless jet spray cleaning is most appropriate for hydrophilic surfaces. The nozzle 
should be close to the wafer and moveable across its entire area with multiple angles 
and constant pressure achieved by real time control. The disadvantage of high 
pressure spray cleaning is the damage caused to delicate structures, while both 
methods can suffer from static electricity build up [7]. Chemical cleaning can also be 
used to remove contamination such as sodium and potassium which cannot be 
removed by scrubbing. This method also removes the photoresist memory on 
reworked wafers. In comparison of cleaning equipment, it is noteworthy that sprays 
reduce the volume of chemicals required by 50 % compared with baths [45]. The 
R C A chemical cleaning procedure detailed in table 2.2 overleaf is effective with most 
contaminants currently recognised [48]. 
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Clean Composition Action 
1 1:1:5 to 1:2:7 of 
N H d O H : H 2 0 2 : H 2 0 
H 2 0 2 oxidises organic contaminants, while N H 4 O H 
removes heavy metals by the formation of amino 
complexes. 
2 1:1:6 to 1:2:8 of 
H C 1 : H 2 0 2 : H 2 0 
Aluminium, magnésium and light alkali ions are 
removed and replating of the substrate with 
contamination is prevented. 
Table 2.2 R C A clean sequence [7] 
Ultrasonic cleaning is highly effective and reliable, resulting in no scratching or 
etching [7], It also minimises the volume of waste chemical. However, use of 
ultrasonic is incompatible with some microstrucrures as it results in the breakage of 
delicate features. This method relies on the activation energy of bubbles generated by 
sonic waves to dislodge particles as the bubbles collapse. The water is usually held at 
65 °C and contains a détergent or non-ionic surfactant in low concentration so as not 
to impede the ultrasonic action [7]. Wafer movement increases efficiency and 
promotes energy generation from several directions allowing uniformity even with 
stepped surfaces. A subséquent wash cycle maintains the contamination in suspension 
and a dry in filtered nitrogen then removes the residuai water [7]. 
Rinsing is best conducted by moving the substrate through a séries of pfogressively 
cleaner water baths held at a temperature between 35 and 90 °C [45]. This is called 
cascade or overflow rinsing. To remove water without further contamination, heated, 
filtered nitrogen or centrifugai spinning are most appropriate. Thèse can be performed 
in batch mode in a controlied environment. Solvents and air used for drying are 
themselves sources of contamination and evaporation tends to leave suspended 
particles on the wafer surface [7]. 
2.9 P A C K A G I N G 
Bonding is the connection, by fine wires, of device metal pads to package terminal 
103 
posts. Gold bonds readily to aluminium and gold pads by thermo compression 
bonding. 99.999 % pure gold wires are drawn from a spool and fed through a 
capillary, a sphere is formed on the wire end which is aligned with the pad and 
lowered [13]. Contact is enforced for a few seconds until a weld is formed. This 
results in some plastic flow to form a flattened spherical join. The capillary is then 
raised which draws wire from the spool to form a lead. The procedure is repeated with 
the opposite end of the lead over the terminal post followed by cutting of the wire near 
the substrate join. To assist the bonding process, high temperature 280 °C can be used 
or lower temperature of 100 - 200 °C in conjunction with ultrasonics. A disadvantage 
of this technique is the wire 'tail* which results. This can break off and move freely 
within the package with the possibility of causing device failure. Stitch bonding is an 
alternative procedure which avoids this [13]. 
Packaging is one of the most common problem areas with sensors, the primary issues 
concerning sensor packaging are discussed by Sze [46] and are summarised below. It 
affects quality, cost and lifetime and must therefore be considered right from the 
initial device design stage. Each sensor demands different requirements from its 
package, since it needs to allow transfer of the variable for measurement but 
protection from harmful environments. For example for devices to be used in the 
body, the package should protect the sensor from the environment and the 
environment from the sensor material i.e. avoiding toxic reaction products. 
On-chip circuitry or multiplexing of sensors can relieve packaging and encapsulation 
requirements, improving yield and lifetime by reducing the number o f failure points, 
namely leads and bonds. For multiple sensor systems, the number of outputs can be 
limiting [46]. Integrating a sensor can considerably increase the device cost but when 
the increased reliability, reduction in component count and their assembly and ease of 
packaging are taken into account, costs are normally comparable [46]. 
For electrical protection, packaging considerations are electrostatic shielding, 
moisture protection, interface adhesion, interface stress and corrosion. Moisture is a 
major cause of device failure. When it infiltrates a package it condenses on the 
components causing leakage currents with the ultimate consequence of electrical and 
mechanical breakdown. 
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In selecting package material, adhesion to the substrate is also vital. If voids occur, 
diffused water vapour wi l l condense and electrolytic currents develop resulting in 
package damage and partial lift off. To enable good adhesion, surfaces should be fully 
cleaned to remove organic contaminants and particulates. A vacuum bake out prior to 
bonding is recommended and adhesion may also be promoted by various chemical 
agents or plasma treatments. Interfacial stress, due to a dimensional mismatch 
between the package and substrate resulting from swelling, shrinkage or temperature 
changes should be minimised. This can be achieved by using an intermediate layer of 
low elastic modulus material, e.g. silicone rubber, to allow strain relief. 
Metals can be welded to ceramic or glass to form hermetic packages by resistive, 
E-beam or laser methods with a provision for electrical feed through. These are a 
barrier to moisture and ions. Where only short term use is anticipated, this expense is 
spared and polymeric encapsulants are used, sometimes with additives to change their 
properties. These are cheap and applied at low temperature. A n additional layer of 
titanium, silicon nitride or carbon may be used to provide increased moisture 
protection. Titanium is light weight and corrosion resistant due to a low temperature 
protective oxide which forms. This makes titanium (and tantalum) popular, 
particularly for biomedical device packaging. For mechanical protection the 
considerations are rigidity, weight, size, surface roughness and shape for convenient 
operation, in addition to a structure which allows repair or replacement o f disposable 
components. In semiconductor devices, light and heat shielding must also exist to 
avoid errors during operation. For a comparison of the capabilities of several common 
packaging materials see reference [46]. 
The total cost of a sensor is dictated mainly by the testing, calibration and packaging 
steps. Wafer level, hybrid and multichip modules are all packaging options. With high 
component density, 3D packaging is becoming increasingly necessary with support 
pillars, lead columns, and signal processing platforms. 
2.10 S U M M A R Y 
In order to design and fabricate pressure sensors effectively, a full understanding of 
the conventional technologies used in silicon processing was necessary. To allow this, 
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a literature review of lithography, etch, metallisation, doping, oxidation and film 
déposition technologies has been carried out and is summarised in this chapter. The 
importance o f contamination and the constraints of sensor packaging nave been 
acknowledged by the inclusion of a review of thèse topics. This enabled the correct 
choices to be made to proceed with fabrication using the most appropriate methods to 
achieve each stage of the process. In some cases, standard processes required 
adaptation for the particular needs of this application, with an awareness of the 
limitations of thèse déviations. 
With the background to processing techniques provided by this chapter, the sensing 
structure can now be designed. The design must rrieet both production and 
performance requirements as discussed in the following chapter. 
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3.0 I N T R O D U C T I O N 
Hav ing surveyed the available technologies for fabricating the pressure sensor in 
chapter 2, this chapter addresses the design aspects o f the novel structure developed 
during this work . The factors which determine the type, and design o f sensor are 
briefly outl ined. The basic opé ra t ion o f the capacit ive pressure sensor is also 
described. A section on the sensor design introduces the crtteria which must bc 
satisfied by the sensor and describes how this has been achieved by the chosen design. 
A n analysis o f the diaphragm dimensions and design required to achieve the required 
performance is g iven and the expected performance and operational l imits are 
calculated. 
3.1 S E N S O R T Y P E 
Pressure sensors have been the subject of considerable research and comprise 40 % of 
the total sensors market. However, there remains a gap in this market for small, low 
cost, high performance sensors for medical applications [1, 2]. This chapter describes 
the design of a pressure sensor for this purpose 
A capacitive sensing method was selected for this sensor because of the characteristic 
high pressure sensitivity combined with low temperature sensitivity exhibited by this 
sensing method. The main alternative is piezoresistive pressure sensors where the 
diaphragm acts as a stress amplifier. However, these typically suffer from high 
temperature sensitivity resulting from a temperature dependent coefficient of 
piezoresistivity. Furthermore, Blasquez et. al. [2] have demonstrated by calculation 
that the pressure sensitivity of capacitive pressure sensors is always greater than that 
of piezoresistive sensors. 
A monocrystalline silicon diaphragm was chosen for the sensor for its excellent 
mechanical properties which offer the benefits of low hysteresis, good stability and 
high mechanical strength. Polycrystalline silicon is the most commonly used 
alternative diaphragm material but this is affected by grain boundaries and internal 
stress which can result in hysteresis, non-linearity, fatigue and fracture problems. 
Where other diaphragm materials are used a mismatch in thermal expansion 
coefficient between the diaphragm and substrate can result in serious inaccuracies. In 
designs where pyrcx bonding is used to provide a substrate, outgassing can result in 
errors. SOI was chosen as a starting material for the sensor developed in this work to 
allow the monocrystalline diaphragm to be fabricated using one sided standard IC 
compatible processing with a low number of masking steps. This provides the 
opportunity for future electronic integration. S1MOX was selected over alternative 
SOI substrates for the maturity of manufacturing technology, high material quality and 
well defined layer thicknesses. The Middlesex University Microelectronics Centre has 
a strong background in silicon-on-insulator technologies. 
The diaphragm dimensions are discussed in detail in section 3.3; these are primarily 
determined by the characteristic dimensions of the S1MOX substrate which are 
effectively fixed, in combination with the pressure range of interest. For implantable 
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medicai sensors, the pressure of interest ranges from around 10 mmHg (1.3 kPa) for 
intra-ocular [3] applications to around 500 mmHg (66.66 kPa) for cardiovascular 
applications [4, 5]. 
The above section is intended to summarize the main reasons for the selected sensing 
me'thod and design of the device presented in this work. A detailed market évaluation, 
material analysis and comparison of sensing methods are included elsewhere in this 
thesis. 
3.2 S E N S O R O P E R A T I O N 
The capacitive pressure sensor developed in this work was fabricated from S I M O X . 
This consists of an array of 2500 monocrystalline silicon diaphragms connected in 
parallel. Figure 3.1 shows a simple schematic of part of the device. Under an applìed 
pressure, each diaphragm deflects causing the séparation between the diaphragm and 
the substrate to decrease, resulting in an increased capacitance between the two plates, 
[nsulation between the two capacitor plates is provided by the buried oxide layer. The 
use of an array increases the values of the undefìected and sensing capacitance, easing 
measurement and reducing the importance of stray capacitances. This also introduces 
a degree of tolérance to diaphragm redundancy. The small plate séparation determined 
by the thickness of the S I M O X buried oxide layer provides overpressure protection to 
prevent diaphragm rupture, increases device sensitivity and reduces stray capacitance 
effects [6]. When the applied pressure is sufficient to result in a deflection (w) which 
is equal to the plate séparation (d), then the diaphragm is in contact with the substrate. 
Under this condition the S I M O X structure could be used to function as an array of 
pressure switches (in the absence of an insulating layer). 
In sensor fabrication the buried oxide is removed by latéral etching under the 
diaphragm to fono the caviry. The buried oxide is acecssed via a small, 3 - 5 uni etch 
noie in the diaphragm. This is subsequently sealed by a spin deposited photoresist 
plug which remains only in the région of the etch noie. 
Monocry stai line 
top Silicon layer 
Buried oxide 
Silicon substrate 
Etched cavities 
forming diaphragms - ' 
Figure 3.1 Schematic showing part of the SIMOX pressure sensor. 
3.3 SENSOR DESIGN 
Having established the appropriate type and material for the required sensor 
performance, the physical design must also be optimised. Typically a capacitive 
pressure sensor is designed to meet several criteria. These have been discussed by 
Mastrangelo [7] and the most important are: 
(i) The sensor capacitance must be greater than a specified, measurable value. 
(ii) The sensor must respond to the required pressure range and be capable o f 
withstanding reasonable overpressure. 
(iii) The electrostatic pull in voltage must be greater than the applied voltage. 
The S I M O X material effectively fixes the vertical diaphragm dimensions which are 
conventional variables in sensor design, these are: 
diaphragm thickness (t) = 0.2 um 
cavity depth/plate séparation (d) = 0.4 um 
These parameters are controlied by the depth and width of the implanted oxide of the 
S I M O X substrate which are highly repeatable. This in turn, limits the possible 
diaphragm area resulting in a much smaller device than is considered typical. However 
scaling investigations have indicated that these typical dimensions can be further 
reduced [2]. More usual diaphragm dimensions are: 
diaphragm thickness (t) = 1 to several 10's of um 
i n 
cavity depth/plate séparation (d) > 1 um 
Diaphragm areas are typically several square millimètres. 
The wet, isotropic etch chosen to form the basis of the fabrication procédure, 
predetermined that the sensor would be circular (or oval - depending on the shape of 
the etch window). It is important to note that the circular diaphragms are a resuit of 
the isotropic etch as opposed to a photolithographic process, they are therefore 
'perfect' circles. Circular diaphragms typically offer the benefits of higher rupture 
pressures and résonant frequencies compared with square designs [8, 9]. However, the 
latter typically show increased pressure sensitivity (rectangular diaphragms show 
lower pressure sensitivity than square [10]). Square diaphragms are more commonly 
used in pressure sensors than circular. therefore in the foliowing sections the 
theoretical performance of square diaphragms will be briefly discussed to allow 
comparison of the two designs. In the following discussions two simplifications to the 
structure have been made: 
(i) Isotropy of the elastic properties of the diaphragm material has been assumed. 
(ii) The diaphragm has been treated as a complète circular diaphragm formed 
entirely of monocrystalline silicon, disregarding the central hole and plug. 
Précise modeling of the plugged, anisotropic diaphragm would require computational 
modelling and is outside the scope of this thesis which is intended simply to provide 
performance estimâtes. For an analysis of the impact of thèse features the reader is 
rcferred to Tïmoshenko [11]. 
3.3.1 D I A P H R A G M D E F L E C T I O N 
The pressure-deflection characteristic is critical in sensor design. It is dépendent on 
the diaphragm geometry, material, clamping mechanism and the size of the deflcction 
[11], The load has been assumed as symmetric about the axis perpendicuiar to the 
diaphragm through the centre. The deflcction surface will then also be symmetric such 
that ail points on the diaphragm, equidistant from us centre wil l have equal deflcction. 
The sensor studied in this thesis can be described as a circular, elastic plate, clamped 
around the edges with a small deflcction. In order for a diaphragm to be described by 
small deflcction theory. us deflection must be less than or equal to liaif the diaphragm 
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thickness. In this case bending alone is considered and any diaphragm stretching can 
be neglected. Further assumptions and corrections for small deflection theory are 
given in Timoshenko [11]. Under thèse conditions the maximum deflection of a 
circular diaphragm which occurs at its centre, as a function of the applied pressure is 
given by équation (3.1) [2]. 
w = ^ 4 (3.1) 
where 
D- E 
E = Youngs modulus(taken as 190 x 10 9 Nm" 2 ) 
v - Poissons ratio (taken as 0.3) 
other symbolsare as defined in figure 3.1 
Equation (3.1) illustrâtes that the deflection of a diaphragm under applied pressure is 
most strongly dépendent on the diaphragm area, as deflection is proportional to the 
fourth power of the radius. Therefore the larger the radius, the larger the deflection. 
There is also a strong inverse dependence on the diaphragm thickness, the thinner the 
diaphragm the more it wi l l deflect for a particular pressure. There is also a dependence 
on material parameters arising from Young's rnodulus which describes material 
stiffness and Poissons ratio which describes elasticity. This deflection is 3/8 of the 
deflection of a uniformly loaded bridge with a width of unity and length equal to the 
diaphragm diameter [11]. In deflection a diaphragm has two éléments of energy. 
These are the strain energy due to bending and the potential energy of the load 
distt'ibuted over the surface. 
Using the S I M O X material fixed dimensions of diaphragm thickness and cavity height 
together with a value of 66.66 kPa for the maximum applied pressure the expression 
for the deflection of a circular S I M O X diaphragm as a function of radius is: 
u-= 4.695 x 10"(2/-) J (3.2) 
This expression (3.2) has been plotted for a range of diaphragm diameters in figure 
3.2. The solid line demonstrates the dependence of the maximum detection on the 
diaphragm size for the circular design described above. 
0 5 10 15 20 25 30 
Diaphragm diameter (circular) or sidelength (square) (pm) 
Figure 3.2 Graph showing deflection under applied pressure versus diameter for 
circular (solid line) and square (dotted line) diaphragms 
Considering the above graph and the fabrication techniques to be used, a suitable 
diaphragm diameter of 17 um was selected for the working, pressure sensor design. 
Using équation (3.2). the deflection of such a diaphragm at a maximum applicd 
pressure of 66.66 kPa lias bcen calculated as 0.0392 um. This is 9.8 % of the 
maximum available deflection before the diaphragm contacts the substrate. This 
represents a versatility in design which wil l allow this structure to be suitable for use 
in alternative applications where the sensor is requîred to measure larger pressures. 
The pressure-deflection characteristic for a square, elastic plate, clamped arourid the 
edges is given by small dcilection theory [2]. 
w = 
660/ • 
(3.3) 
where 
a = diaphragm side length 
other symbols are as previously defíned 
Equation (3.3) shows a similar dependence of square diaphragm deflection to the 
fourth power of the side length and inverse third power of the thickness. Therefore as 
with circular designs, the largest deflections will occur for large thin plates. There is 
also a dependence on the material properties. The relationship in equation (3.3) is 
described by the dotted line in figure 3.2. The curves show that the square diaphragms 
have a slightly higher sensitivity to pressure than the circular diaphragms. The 
difference in the absolute deflections of the two designs becomes larger with 
increasing diaphragm dimensions. For a square diaphragm of sidelength 17 um, 
comparable in terms of all other parameters with a circular diaphragm of diameter 
17 um, the deflection undcr máximum applied pressure is 0.0505 um. At this 
dimensión the difference in the deflection of the square and circular diaphragms is 
small. 
Each of the parameters in equation (3.1) has a variance resulting from process 
variations, preset tolérances or other manufacturing systematic errors. Thèse 
contribute to an overall error in the deflection. It is therefore désirable to design a 
sensor which has low process variation to minimise the error in deflection and henee 
capacitance. Mastrangelo et. al. [7] have analysed the effcct of process variations and 
systematic errors on the uncertainty in the deflection of capacitive sensor diaphragms. 
It is generally assumed that individual contributions to the total error are uncorrelated 
and the total error m deflection (ov) is given by equation (3.4) [7]. 
(2r) 
+ 9 
E .. 
(3.4) 
Equation (3.4) incorporâtes errors arising from both material properties and device 
dimensions. However, the variance in Young's modulas can be considered negligible 
due to the use of high purity. monocrystalline diaphragm material [7]. Variation in 
both the diaphragm thickness and cavity depth are small since these parameters are 
accurately controlied by the SIMOX material For i:\ample, the variation in thickness 
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of the top Silicon layer of a S I M O X wafer is typically ± 0 . 0 1 5 %. Therefore, as noted 
by Mastrangelo et. al. [7], the largest contribution to the error in diaphragm deflection 
arises from uncertainty in the diaphragm radius. In the current work, this is 
determined by the accuracy to which the underetch process can be carried out. A n 
upper bound of ± 0 . 5 um can be placed on the error in underetched dimensions, 
however, this value reflects the limitation in the microscope system used to measure 
the underetched cavities. The actual dimensionai variation resulting from 
underetching using good temperature and time control, is expected to be considerably 
smaller. The variations discussed above would yield a maximum error in diaphragm 
deflection of around 12 %. This is reasonably low and results from a combination of 
S I M O X starting material, which incorporâtes well defined material thicknesses, and 
the well controlied, repeatable etch process developed in this work. As noted above, 
this value is likely to be a considérable overestimate o f the true error in deflection, 
reflecting the limitation of the measuring system. 
3.3.2 D I A P H R A G M C A P A C I T A N C E 
For the parallel plate capacitor model of the sensor, the capacitance o f a single 
diaphragm is given by équation (3.5). 
^ ÄSE, 
C = — ( 3 . 5 ) 
a 
where sr = — 
A = Area of diaphragm 
sQ - Permittivity of freespace 
sT = Relative permittivity 
s = Permittivity of material between capacitor plates 
For a circular capacitor plate of radius r, this can be expressed as: 
C = 
STir (3.6) 
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Equation (3.6) demonstrates a squared dependence on the radius of the diaphragm and 
an inverse dependence on the capacitor plate separation. In application to the 
described pressure sensor, under no applied pressure the separation has been assumed 
as equal to the cavity height or the gap between the diaphragm and substrate. In 
operation with the diaphragm deflected by the application of applied pressure the 
separation (d) is equal to the initial cavity height minus the diaphragm deflection 
calculated from equation (3.1). Therefore it can be seen that the larger the diaphragm 
radius, the larger the deflection and therefore the larger the capacitance change wil l 
be. Under an applied pressure during measurement, the area of the diaphragm wil l not 
significantly change. Therefore the change in capacitance depends only on the 
diaphragm deflection. Taking as e (for air) as approximately equal to eQ in equation 
(3.6) the single diaphragm capacitance under conditions of no deflection (C 0 ) can be 
calculated as 5.02 x 10" !5 F (5.02 fF). Under the maximum calculated deflection due to 
an applied pressure of 66.66 kPa, the capacitance can be calculated from equation 
(3.6) as 5.568 x IO' 1 5 F. Hence the maximum change in capacitance under the 
maximum applied pressure is 0.548 x IO"1 5 F. 
The small change in capacitance of 0.548 x 10"15 F calculated above is increased to a 
measurable value by the linking of many single pressure sensing diaphragms into an 
array. For an array of diaphragms connected in parallel, the output capacitance is 
described by equation (3.7). 
+ +C„ (3.7) 
Where the number of single diaphragms in the array is 2500, the total base 
capacitance, C 0 would be expected to be in the region of 12.55 x 10"'1 F. The 
maximum change in capacitance for full applied pressure would then be of the order 
of 1.37 x 10~12 F. This capacitance change for the pressure sensing matrix can be 
expressed as a pressure sensitivity of ~~ 0.02 pFkPa' 1 . This sensitivity is considered 
measurable both for device testing and operation and is high compared with typical 
capacitance to pressure sensitivity values reported for similar devices such as 
0.0008 pFkPa" 1 [12]. This high sensitivity is a direct result of the small plate 
separation which is a consequence of the thin buried oxide layer. It is important to 
note that for the sensor described here the use of S I M O X allows for the integration of 
on chip circuitry for signal amplification if required. This can be readily achieved with 
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isolation of the electronics from the substrate provider! by the buried silicon dioxide 
insulating layer. This is less true of many of the reported capacitive sensors which are 
fabricated on alternative substrates [13]. 
For comparison, a square diaphragm with a side length of 17 um would show a 
slightly larger base capacitance C 0 of 6.39 fF, i.e. a total of -16 pF for an array of 
2500 such diaphragms. The higher value is due to the slightly larger area of the 17 um 
sidelength square diaphragm compared to the 17 um diameter circular diaphragm. For 
pressure sensing the important parameter is the change in capacitance obtained for a 
given change in pressure. For deflections of a plate, which are small compared to its 
thickness pure bending can be assumed [11], in this case the area of the plate remains 
constant. Therefore the différence in the change in capacitance under applied pressure 
between a square and circular diaphragm is entirely due to deflection of the plate. 
Figure 3.2 shows that deflection is slightly larger for the square diaphragm compared 
to the circular diaphragm. For an array of 2500 devices this results in a capacitance 
change for an applied pressure of 66.66 kPa of ~~ 2.3 pF for the square design 
compared to ~1.4 pF for the circular design. However, i f the 17 um circular plate is 
compared to a square design of the same area (i.e sidelength - 15 um) then the 
calculations indicate that the circular array could be expected to show a marginally 
larger capacitance change of 1.4 pF (circular) compared to 1.1 pF (square). Finally, it 
should be noted that the values quoted for the capacitance changes are likely to be 
slightly over-estimated since they are based on the maximum, central deflection of the 
diaphragm, not the mean. Given the assumptions which have already been made the 
simple treatment is sufficient for the illustrative purposes being considered here. 
Modell ing of square membranes has been carried out by Kovacs et al [8]; this 
showed that the sensitivity of a diaphragm can be increased by adjusting the design. 
Examples of this are shown in figure 3.3 where (a) the clamped area of a diaphragm is 
reduced and (b) 'slots' are cut in the diaphragm [8]. It is expected that similar 
adjustments could be employed with circular diaphragms to increase the pressure 
sensitivity. However in the case of the S I M O X diaphragm the sensitivity is considered 
sufficient for measurement, making thèse measures unnecessary. 
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(a) (b) 
v y v 
A A A 
represente clamped regions 
Figure 3.3 Examples of diaphragm designs which are reported to exhibit higher 
pressure sensitiviry than a standard square, fully supported diaphragm [8]. 
The relationship between capacítance and píate separation described in equation (3.5) 
is inherently non-linear. However, the degree of non-linearity of a sensor's capacitive 
response to pressure can also be affected by the diaphragm design. In some cases 
response non-linearity can be reduced to less than 1 % [14]. For example, either 
strengthening the centre of the diaphragm or weakening its edges has the effect of 
stiffening the diaphragm and maintaining a higher degree of parrallelity between the 
capacitor plates than is gained for the standard structure. Corrugations in the edge of 
the diaphragm can increase the effective diaphragm length resulting in reduced 
diaphragm stretching which will also increase linearity. Contact of the diaphragm 
centre with the substrate has also been shown to cause the diaphragm to behave with 
increasing stifrhess and therefore linearity. These effects can be used alone or in 
combination to increase the linearity of the sensor characteristics [14]. 
3.3.3 D I A P H R A G M STRESS 
Stress is a critical parameter in the design of diaphragm pressure sensors. Stress can be 
intemal due to the material or external due to the deflection under applied pressure. 
The level of stress depends upon several factors such as the diaphragm dimensions, 
material properties and the size of the applied pressure. If a stress is positive, it is of a 
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compressive nature. Where the yield stress or elastic strain limit is exceeded, the 
diaphragm wil l begin to display plastic deformation which means it w i l l not return to 
its original dimensions when the stress is reduced. Under these conditions irreversible 
diaphragm buckling and/or long term shifts in the mechanical properties can result. 
Where the material rupture stress is exceeded the diaphragm undergoes permanent 
destruction [15]. At temperatures below 600 °C single crystal silicon exhibits no 
plastic flow, but, under tensile loading, fractures at 6 GPa. At temperatures above 
600 °C, plastic deformation occurs for tensile loading above the yield stress. As 
temperature is further increased, the yield stress decreases as a result of higher 
dislocation mobility. The magnitude of the yield stress of silicon is also dependent 
upon the rate at which the material being strained [16]. 
Internal stress in a diaphragm can result from a mismatch in thermal expansion 
coefficients, grain growth and deposition processes. In general the internal stress in 
the plane of the diaphragm is much greater than the stress in the direction of the film 
thickness [17]. The internal, in plane strain, e h is related to the in plane stress, a h 
through the material properties of Young's modulus (E) and Poissons ratio (v) by 
equation (3.8) [17]. 
s , = ^ (3.8) 
t 
It can be seen that a high stress corresponds to a high strain. The internal stress of a 
diaphragm or thin film can vary through its thickness resulting in an internal moment 
per unit width, M j . If such a diaphragm or film is released it wi l l curl with a radius 
given by R in equation (3.9) [17]. 
Ä = - ^ — (3.9) 
\2M 
Equation (3.9) indicates that the release curl w i l l not on ly depend inversely on the 
internal moment but is also dependent on Y o u n g ' s modulus and h igh ly dependent on 
the film thickness. 
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Where a diaphragm is of a square design joined to the substrate along all four sides, it 
wil l buckle due to internal strain i f the diaphragm side length exceeds a critical value 
of a c r given by equation (3.10) [ 17]. 
[9(1+ 
Hence the critical side length to avoid buckling is dependent on the material 
properties and the film thickness. In the case of the S I M O X pressure sensor the 
diaphragm is formed from a single crystal layer which originated as part of the 
substrate. It would therefore be expected to have a low internal stress. There may be 
some level of internal stress resulting from the oxygen implantation process; however, 
annealing is used in S I M O X manufacture to relieve this [18]. Therefore the critical 
size to which a S I M O X diaphragm can be made without the occurrence o f buckling is 
expected to be large compared with diaphragms made from many alternative 
materials. 
Within the region of elastic behaviour, the external stress in a diaphragm can be 
calculated using mechanical plate theory [19]. For a circular plate, the degree of 
deformation determines the size and location of the maximum stress. When a circular 
diaphragm undergoes large deflection, the stress is at a maximum in the centre and is 
described by equation (3.11) [19]. 
i£P2r2 
am„= 0.423 y — - (3.11) 
The circular S I M O X pressure sensor diaphragm, however, displays a small deflection; 
in this case the stress wi l l be at a maximum at the edge and is described by equation 
(3.12) [19]. 
P r 3 
= 0.75-p- (3.12) 
Equation (3.12) shows a dependence of the maximum stress not only on the applied 
pressure but the ratio of dimensions; radius squared to thickness squared. For a large 
deflection of the diaphragm described by équation (3.11), there is also a dependence 
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on the Young's modulus, but the dependence on all variables is to the power of one 
third, reducing their influence (compared with the case of small deflections). 
Substitution of the dimensional parameters of the S I M O X pressure sensor diaphragm 
into equation (3.12) allows us to calculate the maximum stress. Under application of 
the maximum pressure of 66.66 kPa, the maximum stress at the edges of the 
diaphragm has been calculated as ~~ 90 MPa. This is well below the yield or fracture 
stress of monocrystalline silicon which is ~ 0.6 Gpa, and indicates that in routine 
operation the stress in the diaphragm wil l not be sufficient to cause the silicon to 
fracture. 
For a deflected square diaphragm, the maximum stress is at the mid-point of the four 
sides and is described by equation (3.13) [2]. 
For a square píate with the S I M O X determined vertical dimensions and a 17 x 17 um 
área, the máximum stress under a máximum applied pressure of 66.66 kPa, can be 
calculated as -150 MPa. It can be seen that this is substantially higher than the 
máximum stress of 90 MPa calculated above, which a comparable circular diaphragm 
would be subjected to under application of the same pressure. 
If the fracture stress of silicon is uscd in equation (3.12) together with a pressure of 
66.66 kPa, we can calcúlate a radius r. This wil l be the mínimum radius which will 
result in diaphragm fracture under máximum applied pressure. At any radius less than 
this valué the diaphragm would remain operational up to and including the máximum 
applied pressure. This máximum radius has been calculated from equation (3.12) as 
approximately 22 um. Since the diaphragm radius used here was S.5 um 
(diameter = 17 um). this demonstrates that íhere is sufficient latitude in the design to 
allow adjustments to lateral diaphragm dimensions lo extend the basic design to 
altemative applications without risking the operational integrity of the device. 
Diaphragm strain can be reduced by thermal annealing and diaphragm design. For 
devices to display low stress their diaphragm arca should be mi-nimized [19]. 
(3.13) 
Supporting beams can also be designed to reduce diaphragm stress by allowing lateral 
motion as shown in figure 3.4 [15]. 
diaphragm J 
substrate — 
— flexural 
y- supports 
Figure 3.4 Diaphragm with flexural supports for stress relief 
In this arrangement, the fraction o f strain released by the use of flexural supports, a is 
given by équation (3.14) [15] 
where 
F = applied force 
n = number of supports 
ea = unreleased strain 
Since the above calculations have shown that the S I M O X sensor wi l l not suffer front a 
level of stress likely to cause fracture, it was not considered necessary to use flexural 
diaphragm supports. 
The method of diaphragm support is another factor which affects the performance of a 
diaphragm. For clamped edge diaphragms, such as the modelled S I M O X design, the 
deflection is one quarter that o f a diaphragm with hinged edges but the maximum 
stress at the diaphragm edge is 0.6 the value for a hinged diaphragm [20]. This means 
a = \ 
Fn2 
(3.14) 
eaEt 
that the S I M O X pressure sensor will display a lower change in capacitance for unit 
pressure compared with a hinged diaphragm but wi l l withstand higher pressures 
before device failure. 
3.3.4 I M P U L S E R E S P O N S E 
The transient response of capacitive pressure sensors under impulse pressures has 
been studied by other researchers [10]. Underdamped square diaphragms were 
modelled and the results have suggested that the capacitive response is primarily 
determined by the fundamental mode of vibration. Modes 00, 01 and 02 of a typical 
square diaphragm are shown in figure 3.5. 
The 01 (and ail odd modes) display an anti-symmetry which means the positive and 
negative deflected régions cancel and the net contribution to the response is zero. The 
02 (and all even modes) have positive and negative deflection areas which partially 
compensate each other to resuit in only a small contribution to the response. Hence the 
00 or fundamental mode in which deflection is in one direction only forms the major 
contribution to the sensor response. Similar behaviour would bc expected for a 
circular diaphragm such as the design fabricated in the current study. 
Figure 3,5 Modes of vibration of a diaphragm 
The time tss for the response of a diaphragm to settle to ± x % of the steady-state is 
given by équation (3.15 ) [ 10]. 
c o s j r y , , - s)] e x P ( - A „ ) X (3.15) 
cosà 100 
where 
Qd = damped angular frequency of vibration 
ß = damping factor 
H 0 0 = fundamental angular frequency of vibration 
Low settìing and overshoot times are désirable for diaphragms in sensìng applications. 
Simulations have shown that, by comparison with many other materiate, Silicon 
exhibits the best results in terms of highest pressure sensitivity, with smallest settling 
times and overshoot values. 
3.3.5 T R A P P E D A I R E F F E C T S 
For the sensor described in this work, the cavity is sealed by a spin deposited 
photoresist film following one sided etching. In this case the cavity wi l l remain fi lied 
with air which exerts an internal force on the diaphragm. This opposes the applied 
pressure and hence changes the diaphragm deflection for a given applied pressure. At 
a constant temperature and no applied pressure, the pressure loading across the 
diaphragm, Q, due to trapped air is given by équation (3.16) [21]. 
e = pam - V.-AV 
(3.J6) 
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where 
Paim = atmospheric pressure 
P, = unknown internal cavity pressure 
V, = internal cavity volume 
A V = change in internal cavity volume 
The net pressure on the diaphragm wi l l be the resultant of the internal and externa I 
pressures. If the internal pressure is lower than atmospheric then the diaphragm wi l l 
deform downwards and the combination of atmospheric pressure and internal pressure 
wi l l be additive. If thc internal pressure is higher than atmospheric then the diaphragm 
will deform upwards and the combination will be subtractive. For a circular 
diaphragm, the diaphragm displacement due to internal gas is assumed to be small 
compared with the diaphragm radius and to have a spherical mode which has been 
confirmed by Huff et. ai [21] using interferometry. They have shown that the change 
in internal cavity volume is given by: 
Substituting equations (3.1) and (3.17) into equation (3.16) allows the unknown 
internal pressure to be expressed as: 
Expression (3.18) can be used in cases where the deflection of the diaphragm due to 
trapped gas can be measured to allow the internal gas pressure to be calculated. In an 
examination of the internal gas pressure of a large cavity (diameter of 12 mm) by Huff 
[21]. the diaphragm deformation was measured and an average residual gas pressure 
of 0.79 atm. was calculated. This is lower than atmospheric pressure indicating a 
reduced pressure within the cavity and downward deflection of the diaphragm. This 
reduced pressure was thought to be due to the oxygen in the trapped air in the cavity 
reucting with the sidewalls during a high temperature bonding Operation. The 
diaphragm deformation was confirmed as being due to internal pressure, as opposed to 
(3.17) 
(3.18) 
buckling under residual stress (common in bonded structures), by flattening of the 
diaphragm upon the drilling of small holes through it [19]. In the case of the S I M O X 
sensor, it would be expected that an internal pressure more similar to atmospheric 
pressure would be retained within the cavity since the structure is not exposed to high 
températures during manufacture. 
The gas trapped within a cavity wi l l expand and contract in response to changes in the 
ambient temperature. A change in air volume within the cavity may result in further 
pressure loading of the diaphragm and an adjustment to any diaphragm déformation. 
The differential pressure across the diaphragm, due to cavity volume expansion 
arising from heating effects is given in équation (3.19) [19]. 
T PV 
n = —i lü l j p /3 19) 
where Ti is the initial temperature and T2 is the final temperature of the cavity and ali 
other parameters are as previously defined. By combining expressions (3.19) and 
(3.12), the stress which the diaphragm is subjected to as a result of internai gas 
expansion can be evaluated and compared with the yield stress for single crystal 
Silicon to determine whether the temperature induced expansion wi l l cause plastic 
behaviour or breakage of the diaphragm. 
In Huffs work [19], plastic behaviour is reported as occurring in this situation at 
températures in the région of 800 - 850 °C. These températures are an order of 
magnitude higher than températures which the S I M O X sensor would be deliberateiy 
subjected to and therefore it is reasonable to assume that plastic déformation of the 
diaphragm due to internai gas expansion resulting from increased températures is noi a 
concem for the S I M O X pressure sensor. It is interesting to note that the plastic 
déformation of diaphragms by deliberate exposure of the trapped air to high 
températures has been designed into the fabrication process of pressure swiiches [21]. 
As the deformed structure is cooled the pressure inside the cavity decreases and the 
shell redeforms due to the extemal pressure loading. 
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3.3.6 E L E C T R O S T A T I C E F F E C T S 
When a voltage is applied across capacitor plates, such as in a pressure sensor 
structure, an associated electrostatic field is generated. This field can resuit in an 
electrostatic deflection in addition to the deflection due to applied pressure. The 
présence of an electrostatic force can resuit in systematic error in the measured 
pressure and ultimately device failure [2]. This becomes particularly important with 
increasing applied voltage and decreasing applied pressure. The pressure, P E , resulting 
from the electrostatic field due to an applied voltage, V , is described by équation 
(3-20) [2]. 
s V2 
2{a - w) 
where 
sn = permittivity of free space 
other parameters are as previously defined 
Equation (3.20) clearly shows that an increase in applied voltage wil l resuit in an 
increase in the electrostatic pressure with an inverse dependence on the square of the 
diaphragm to substrate séparation. There is no dependence on any other structure 
geometry. The pull in voltage is defined as the voltage which provides sufficienl 
electrostatic force between the capacitor plates to cause diaphragm collapse. The pull 
in voltage for a square diaphragm can be described by équation (3.21 ) [7], 
This shows that the pull in voltage is dépendent on the material properties and 
géométrie parameters with the diaphragm sïde length having the greatest effect. The 
larger the diaphragm side, the smaller the pull in voltage is. For a diaphragm of side 
17 um, fabricated from SIiMOX, the pull in voltage can be calculaicd from équation 
(3.21) as around 50 V . A similar value would be expected for a circular diaphragm, of 
radius 17 um. This is in excess of the voltages which would be used in the capacitance 
measurements to bc made on the S1MOX sensor (typically 10 V) indicating that no 
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electrostatic force related problems would be anticipated for the discussed device 
under standard operational conditions. 
3.3.7 R E S O N A N T B E H A V I O U R 
Pressure sensors can alternatively be operated in a résonant mode, this is often used to 
increase the sensitivity of the device and also simplifies the provision of measurement 
circuitry, since frequency can easily and accurateiy be determined by digital means. 
The fundamental résonant mode, f0o, of a circular diaphragm is given by [22]: 
_ 2 5 6 1 Joo ~ E (3.22) 
irr1 3/?(l - v 1 ) 
where the symbols are as previously defined. 
Clearly the diaphragm résonant frequency is dépendent on material properties such as 
Young's modulus and density together with the diaphragm dimensions such as 
thickness and most fundamentally the diaphragm area. For a circular S I M O X 
diaphragm of diameter 17 um a résonant frequency of approximately 12.3 M H z can 
be calculated using équation (3.22). A similar expression can be used for the case of a 
square diaphragm, differing in the value of the constants [23], this yields a value of 
-10.3 M H z for a square diaphragm of sidelength 17 um. These values are high for 
mechanical résonant structures which is primarily due to the small size of the S I M O X 
diaphragm. The performance of Silicon résonant pressure sensors has been revievved in 
some depth by Bryzek [24 ]. 
3.4 S U M M A R Y 
This chapter has addressed the design aspects of the proposed, novel pressure sensor 
and the reasons for the choice of sensing method, materials and sensor structure have 
been outlined. A description of the opération of the sensor has been given and the 
basic relationships which are fundamental to pressure sensor opération have been 
discussed. Calculations have been made for the sensor in order to estimate the 
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Optimum dimensions and assess the expected performance. From this a 'final 1 device 
design has been proposed and it has been concluded that this would yield a functional 
pressure sensor. This includes the provision of sufficient deflection to cause a 
measurable change in capacitance without exceeding a level of stress which would 
damage the device. A high overpressure tolérance without fracture is expected and the 
output linearity may be increased by taking advantage of substrate contact. Any 
temperature dependence resulting from expansion of air trapped in the cavity is likely 
to be minimal. In summary, the theoretical aspects considered here nave confirmed the 
predicted high performance discussed in chapter 1. 
Square diaphragms are the most commonly reported structures therefore the 
discussion has included a comparison of the behaviour of both circular and square 
diaphragms. This has indicated that the circular design has some benefits over the 
square structure such as decreased stress under applied pressure. 
Having reviewed the available technology in chapter 2 and designed a sensor structure 
in chapter 3, the work carried out to develop a suitable fabrication process is described 
in chapter 4. 
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4.0 INTRODUCTION 
The design of a S I M O X pressure sensor has been developed in chapter 3. This chapter 
discusses the actual device fabrication and reports on optimisation of the processes 
involved. The development of novel processes, alongside adaptations of traditional 
methods which were reviewed in chapter 2, was necessary to fabricate the S I M O X 
pressure sensor. These techniques are not available in the literature. The chapter 
describes the processes used for each fabrication step, giving the motivation for that 
choice and an indication of the success of its implementation. Where experimental 
surveys were conducted to determine appropriate fabrication methods, an outline of 
procedures and results are provided. Particular emphasis is given to novel but IC-
compatible procedures, speciftc to SOI based processing. These include the 
development of an effective anti-stiction rinse cycle, highly controlied underetching 
of the sacrificial oxide, cavity sealing, specialised post-production metallisation and 
small sample alignment methods. None of these are standard techniques commonly 
described in published sources. 
The processes are detailed in the order in which they are ïmplemented in the pressure 
sensor fabrication séquence. The first process step described is photolithography 
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followed by Silicon etching and then Silicon dioxide etching. The latter two sections 
include an outline of surveys conducted to determine optimum etch Systems. Details 
of post etch rinses are then provided, followed by an overview of the metallisation 
techniques used along with an outline o f the expérimental study. This was carried out 
to establish a means of combining metallisation with the lengthy Silicon dioxide etch 
step necessary. The procédures used for sealing etch Windows to form a closed cavity 
are then discussed. 
4.1 P R O C E S S O U T L I N E 
The process séquence for pressure sensor fabrication from S I M O X was evolved 
through expérimental analysis of each step o f the device formation with 
considérations at each stage for compatibility of the previous and subséquent steps. In 
order to fabricate the final design of the pressure sensor, which consists o f a matrix of 
interconnected pressure-sensitive diaphragms, and other mi ero structures from S I M O X 
material, the process séquence listed below was used. The highlighted steps are those 
which use novel techniques, the séquence is also shown in the diagram in figure 4.1 
(overleaf). 
(i) Cleaning of S I M O X starting material. 
(ii) Photo li thography for Silicon window définition. 
(iii) Anisotropie etching of Windows in top Silicon layer, sélective to stop at 
silicon/silicon dioxide interface. 
(iv) Removaï of image forming photoresist. 
(v) Silicon dioxide isotropie etching, sélective over Silicon, to form cavity 
under the Silicon over ìayer with the top Silicon acting as a mask. Time 
control is used to produce the required diaphragm diameter. 
(vi) Anti-stiction rinse séquence. 
(vii) Aluminium déposition. 
(viii) Aluminium photolithography. 
(ix) Aluminium etching and sintering. 
(x) Removal of image forming photoresist. 
(xî) Photolithographic plugging of etch Windows, 
(xii) Packaging. 
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(i) Cleaned S I M O X substrate (vii) Aluminium 
(ii) Photolithography for silicon 
(viii) Photolithography for aluminium 
Figure 4.1 The pressure sensor fabrication process sequence 
4.2 P H O T O L I T H O G R A P H Y 
4.2.1 P H O T O L I T H O G R A P H Y P R O C E D U R E S 
Prior to processing, ail S I M O X and standard silicon samples were cleaned for 
15 minutes in a solution of approximately one volume part hydrogen peroxide and 
3 volume parts sulphuric acid, rinsed in a de-ionised water (DI) weir and then dipped 
in a 5 % H F aqueous solution to remove any native oxide. In addition, i f considered 
necessary, the samples were degreased in an acetone, isopropyl alcohol and de-ionised 
water rinse séquence. 
Photolithography was then carried out for silicon etching to define the circular 
Windows. This began with a one hour oven dehydration bake at 150 °C, followed by 
vapour priming to promote photoresist adhésion in electronic grade 
hexamethyldisilazane ( H M D S ) for 20 minutes. Shipley 1813 positive photoresist was 
then applied, dispensed from a pipette to cover approximately two thirds of the area o f 
the sample being held on a vacuum chuck of a manual spinner. The sample was then 
accelerated to a constant spin speed of 5000 rpm for 40 seconds to give a uniform 
resist coating. A soft bake at 105 °C was carried out for 1 minute on a vacuum 
hotplate to expel solvents from the resist coat. The resist thickness after softbake was 
measured as 1.2 um on the Tencor alpha step. U V exposure o f the photoresist was 
achieved with a Cobilt contact aligner using the appropriate mask plate. For bulk 
silicon samples an exposure time of 17 seconds was used. For S I M O X samples an 
18 second exposure time was found to be appropriate and for aluminium covered 
samples a 16 second exposure time was used. 
Development was carried out in 150 ml of positive developer with 100 ml of water, 
using agitation of the sample within a developer bath for a time of between one and 
two minutes. The end point was determined by microscope observation of the features 
following rinsing in DI and drying in a nitrogen stream. Where dry etching techniques 
were to follow a 120 °C, 20 minute hotplate hard bake was carried out. Subséquent to 
etching, the patterned resist was removed either by soaking in acetone or barrel 
etching in an oxygen plasma. Altematively, in some cases, (see section 4.7.3), Shipley 
photoresist, PREDA-914-EZ was used. For this the process modifications were a 
15 minute H M D S vapour prime and a 1 minute hotplate soft bake at 125°C. The post 
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sofìbake resist thickness was measured on the alpha-step as 1.31 um. The exposure 
remained at 18 seconds and immersion development in Microposit 351 developer took 
approximately 1.5 minutes for full development. 
A negative Shipley photoresist was also used for metalhsation trials (see section 
4.7.3). Wafer conditioning for this was at 200 g C for 1 hour. Adhésion promoter was 
spun on to the wafer followed by the photoresist. A spin speed o f 5000 rpm was used 
for the photoresist to obtain a coat thickness of approximately 0.6 um, measured on 
the alpha step. Soft baking was carried out at 80 °C for 10 minutes. The development 
procedure was 50 seconds in Selectiplast N2 followed by 15 seconds in M O S 
Selectipure n-butyl acétate. Hard baking was carried out at 170 °C for 30 minutes. 
4.2.2 M A S K DESIGN 
Three différent mask sets were used in this project. The designs for thèse were drawn 
using Autocad software. Two emulsion masks allowed feasibility assessment and a 
third chrome type facilitated final device manufacture. The transformation from 
design into an emulsion mask was carried out in-house using a flat-bed plotter, 
photoreduction and step and repeat printing. The chrome sensor array mask was 
manufactured elsewhere by electron beam direct writing. 
4.2.2.1 M A S K FOR UNDERETCHING SURVEY. 
In order to survey various silicon dioxide etchants, an emulsion mask containing 
opaque squares of two différent side lengths was used. This allowed assessment of the 
degree o f underetch and modification to feature geometry during etching. 
4.2.2.2 M A S K FOR T H E FABRICATION O F SINGLE SENSING 
STRUCTURES 
A n emulsion mask set was prepared comprising a separate mask for each of the 
material layers used for pressure sensor fabrication: 
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(i) Silicon access window opening. 
(ii) Metal contact définition. 
The mask set incorporated a number of examples of isolated single pressure sensor 
structures of différent dimensions. Thèse were intended to establish experimentally 
the feasibility of the fabrication techniques. Test structures were included to 
demonstrate the etching characteristics, such as the effect of reducing the window size 
and the minimum window size limit for successful underetching. Multi-window 
diaphragm, bridge and cantilever structures were also included. 
4.2.2.3 M A S K F O R T H E F A B R I C A T I O N O F A N I N T E R C O N N E C T E D 
A R R A Y O F P R E S S U R E S E N S O R S . 
A chrome mask set was designed to define matrices of 2500 electrically 
interconnected diaphragms. Each matrix incorporated sensors with either 3 um or 
5 um diameter access Windows. A positive and negative mask, identical in design 
were prepared. The negative o f the access window mask was used to define the plugs 
for the cavity sealing process step. B y having two window sizes, the opportunity to 
use plugs slightly larger than the Windows was available i f necessary. Several isolated 
structures with individuai contact pads were also included. Thèse masks had différent 
designs on each quarter. The small size of the structures meant that approximately 
15 matrices could stili be incorporated within just one quarter of the mask. Three of 
thèse quarters were partemed to define the material layers of the structure. This was 
feasible since the substrates used were never larger than one quarter full size. The 
fourth quarter contained designs for the silicon etching of some alternative structures 
such as resonators [1], released rings, bridges [2], cantilevers, and emitter tips to be 
fabricated as a démonstration of the applicabilité of the novel technology to wider 
fields of microengineering, sensing and actuating. 
4.2.3 M E T H O D F O R E X P O S U R E O F S M A L L S A M P L E S 
The mask aligner used for exposure is designed to hold 3 inch diameter wafers by 
vacuum. However, the SOI experiments were conducted on small pièces of S I M O X , 
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typically 1 x 0.5 cm to 2 x 1.5 cm, (originating from 4 inch wafers). These were held 
in place by double-sided sticky plastic tape (as used for wafer sawing). Although the 
first mask exposure appeared adequate using this technique, on subséquent masks 
misalignment became apparent. These effects were considered to be due to the small 
sample size causing warping o f the mask plate (figure 4.2). 
To address this problem, a four inch Silicon wafer o f similar thickness to the S I M O X 
(0.54 mm) was sawed into pièces and placed around the sample as shown in figure 
4.3. For ease of use, the assembly was fixed on to a standard 3 inch Silicon wafer. For 
exposure the sample was simply waxed into position with a lower temperature wax 
than used for the surrounding standard Silicon pièces. The sample was then aligned, 
exposed, removed by heating and developed individually while the wafer and waxed 
4 inch pièces were stored for future use. The wax was then removed from the back of 
the S I M O X sample by heating. This proved successali and full alignment was 
achieved routinely. 
Chuck 
Mask 
plate 
Figure 4.2 Small samples in mask alignment 
4" Standard 
Silicon 
pièces 
S I M O X 
sample 
Figure 4.3 Mounting of a SIMOX sample for alignment and exposure. 
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4.3 SILICON E T C H I N G 
This etching transfers the arrays of holes in the photoresist mask defined in the 
previous step, to holes in the silicon with corresponding dimensions. For the 
fabrication of pressure sensitive diaphragms, circular windows, 3 or 5 urn in diameter 
were required to be etched in the top silicon layer of the SOI material in order to 
expose the buried silicon dioxide. This step requires etching o f the monocrystalline 
silicon with high selectivity with respect to the photoresist mask. 
Appropriate etching could be achieved by wet or dry techniques and each method was 
experimentally tested with suitable etch compositions. This allowed comparison of the 
two techniques to determine the optimum system for micro structure fabrication from 
S I M O X with regard to structure profile, repeatability, linearity, process control and 
mask capabilities. These investigations initially used standard silicon wafers prior to 
testing on more expensive S I M O X wafers. This allowed a further comparison of data 
for the two materials, and the determination o f the etch rates for S I M O X top silicon, 
which are not commonly reported and differ slightly from those o f bulk silicon. 
Following silicon etching, rinsing in de-ionised water and drying in nitrogen, the 
image forming photoresist was removed. The etched steps were measured using a 
Tencor Alpha-step 200 surface profiler, with the mean of several readings from across 
the sample being used for rate determination. 
4.3.1 W E T SILICON E T C H SURVEY 
A series o f experiments was conducted using two wet silicon etchants, one based on 
K O H and the other on K M n 0 4 . The likely benefits of these, over dry methods include 
high selectivity (i.e. ability to etch the substrate compared to the mask) and high etch 
uniformity [3]. The experiments were carried out using a hotplate for temperature 
control. The results from each solution were compared to determine the most 
appropriate wet etchant for use. 
Although HF based silicon etchants are more commonly used, they are largely 
isotropic and a high degree of control cannot be achieved [4], Hydrazine and ethylene 
diamine provide anisotropic etching above a threshold temperature of approximately 
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40 °C which is indicated by the formation of small bubbles on the silicon surface as a 
result of hydrogen gas expulsion. The etching mechanism is by the formation of 
hydrous silica and its subsequent dissolution by the formation of a complex [5]. 
However, these solutions require high temperatures and hydrazine is very sensitive to 
residual water in the system. In addition, both are hazardous to the operator [6]. These 
etchants display high sensitivity to doping which can be used as an etch stop 
mechanism [7]. 
4.3.1.1 POTASSIUM H Y D R O X I D E SOLUTION (KOH) 
K O H , used either with water or in a number of other compositions e.g. with IPA [5], 
produces a crystallographic-dependent etchant displaying high rates of attack on (100) 
planes which can be 600 times faster than on (111) planes [8]. 
In the subsequent section (100) silicon etching, in K O H with water is reported and 
compared to similar reports. A potassium hydroxide ( K O H ) solution, with a 
composition of 66 g K O H in 100 c m 3 of water, was tested for the required silicon 
etching, as the etch rate is appropriate for the removal of small depths and the high 
temperature sensitivity allows additional fine tuning of the rate. Furthermore, S I M O X 
silicon etching has been reported using K O H [9, 10], with a selectivity over the buried 
silicon dioxide of nearly 200:1 [11] which would allow a precise etch stop 
mechanism. A highly linear etch rate was expected at constant temperature as 
commonly reported in literature [12]. A photoresist mask could be used for etching 
[5]. In order to establish a suitable system for device etching, silicon samples were 
etched in the K O H solution at 7 different temperatures. A graph of etch rate in 
microns per minute versus the reciprocal temperature in °C is shown in figure 4.4. 
This plot takes the form of an Arrhenius relationship as has been described by Seidel 
[13]. The scatter of points is quite high, which is most likely to be due to poor 
temperature control of the hotplate arrangement used, thought to be in the region of 
±3 °C, possibly combined with poor solution mixing. The gradient of this plot (which 
represents the rate of change of the log of the etch rate with temperature) is 0.95 for 
the 39.8 wt% solution tested. This compares with 2.06 in the work of Seidel [13] 
using a 42 wt% aqueous K O H solution this implies that the higher- concentration 
solution displays a higher temperature dependence. 
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A temperature of 50 °C combined with slight agitation was selected as the most 
appropriate condition for pressure sensor fabrication sînce it resulted in a moderate 
etch rate. With this system, an etch rate of 0.47 pjiunin-1 or 28.2 umhour"1 was 
observed for standard silicon. This compares well with published rates of 21 ^rnhour"1 
for a 45 wt% solution at 70 °C [14]. The conditions most similar to our etchant system 
are achieved by Siedel, etching in 42 wt% solution at a temperature of 50 °C and in 
this case the etch rate is considerably lower at 9 umhour"1 [13]. However, 50 °C 
etching carried out with a lower concentration (20 wt%) is recorded as etching at a 
higher rate of 12 u.mmin"1 [15]. This author also reports [15] raised temperature 
etching at 72 °C in 39 wt% solution resulting in an etch rate of 43 umhour"1 [15]. In 
this case the rate is considerably higher than in Kung's high temperature work [16]. 
No reason is given in Seidel's papers [13, 15] for the inconsistencies within his and 
between his and other published work. However, direct comparisons are made 
difficult by the non-identical parameter sets of each piece of research. The sensitivity 
of this etch system to changes in % K O H is estimated in Seidel's work as 
approximately 10 umhour"1 différence in etch rate for 10 wt% K O H concentration 
change (within the range 30 < wt% K O H < 60). Furthermore, figure 4.4 clearly 
demonstrates the importance of temperature on this etchant system. 
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Figure 4.4 Etch Depth as a Function of Temperature for aqueous KOH 
Etching of Silicon. 
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Seidel also describes a réduction in etch rate for a particular system with the addition 
of propanol. This is supported by a comparison of the high temperature work carried 
out by other researchers. Etching carried out in a 20 wt% aqueous solution at 80 °C 
etched silicon at a rate of 86 umhour"1, whereas Bean's key work describes the same 
system but with the addition of n-propanol, giving a rate of 60 umhour'1 [5]. 
4.3.1.2 POTASSIUM P E R M A N G A N A T E SOLUTION (KMN0 4 ) . 
Alternative wet silicon etchants are based on oxidising agents such as B r z , I 2 and 
potassium permanganate ( K M n 0 4 ) [7, 17]. A potassium permanganate solution with a 
composition of 0.6 g K M n 0 4 , 280 ml H 2 0 and 20 ml (48 wt%) H F was tested for 
silicon etching. The rapid but linear etch rate allowed high throughput and selectivity 
over both silicon dioxide and positive photoresist. This made it appropriate for use in 
the silicon etch step of the S I M O X sensor fabrication. Etching was carried out at 
25.5 °C (±0.5 °C) with slight agitation. Based on an expected etch rate o f 0.32 ummin"1 
[18], a range of etch times around that required to remove 0.2 um, i.e. the S I M O X top 
silicon layer thickness, was tested on standard silicon. Having obtained repeatable, 
well-controlled etching at a rate of 0.34 ummin' 1 with standard silicon, S I M O X 
etching was then carried out. The graph in figure 4.5 displays the results. Etch depth 
in microns is plotted versus etch time in seconds for standard silicon and S I M O X 
material. A linear relationship between etch depth and time was obtained in agreement 
with other work conducted in this field [17]. The degree of scatter is low indicating 
high repeatability and process control. From the gradients, an etch rate of 
0.40 ummin"1 was determined for S I M O X silicon etching. The silicon etch rate was 
found to increase dramatically to 0.86 ummin"1 for moderately boron doped bulk 
silicon (2.06E17 cm' 3). At 20 - 25 °C this etchant system has been described as etching 
p-type material slower than n-type [17]. The selectivity of this etch over silicon 
dioxide is not expected to be high due to the inclusion of hydrofluoric acid in the 
composition but was not measured sincc an etch stop was not required in this case 
where time controlied etching was being used. Any slight over etch would not be a 
major concern as the next process step is a silicon dioxide etch using the same mask 
fearures. 
The standard silicon rate correlates roughly with the etch rate values reported by 
Nahm [17], when the higher etch temperature and lower K M n 0 4 concentration of our 
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composition are taken into account. With a solution of 12M H F , 0.05M K M n 0 4 , H 2 0 
etching conducted at 20 °C was reported to proceed at a rate of approximately 
1.75 ummin"1 on (100) silicon. A temperature increase o f 5.5 °C is described as 
increasing the etch rate of silicon in this etchant composition by as much as 
0.6 ummin"1. There is also strong, but non-linear, dependence on the concentrations of 
both K M n 0 4 and H F . Much higher rates have been determined, with the optimum 
composition with regard to the resultant surface quality, reported as 3.5 g K M n 0 4 , 
100 ml aqueous H F solution, 10 ml H 2 0 . This etched at a rate of 4.4 ummin"1, 
producing highly polished surfaces [16], but is a much more concentrated solution 
than that used in our work. 7 g K M n 0 4 with aqueous H F solution but no additional 
water was reported to display inconsistent etching with limited solution stability. A 
lower rate o f 0.4 ummin' 1 , resulting from a solution of 2 parts H F : 1 part of 0.038 M 
K M n 0 4 by volume is also detailed. This corresponds more closely to our solution 
composition excepting the absence of water. 
4.3.2 D R Y S I L I C O N E T C H I N G S U R V E Y . 
Dry etching has the potential to achieve better anisotropic etching than wet techniques 
and for production purposes can be more easily automated [3]. Reactive ion etching 
(RIE) in particular is a high precision anisotropic technique which gives minimal loss 
of critical dimensions. For these reasons, reactive ion etching was investigated for the 
silicon etch step of the S I M O X sensor production. A literature survey was carried out 
to determine the appropriate gases and process parameters, followed by experiments 
to characterise and optimise the chosen system. For RIE , the specific combination of 
parameters is of great importance in the control of material etch rates and selectivity 
[7]. For example, both silicon and silicon dioxide can be etched in C H F 3 , but, by 
adjusting chamber conditions each can be removed selectively over the other. A 
positive photoresist (Shipley S - 1813) mask was used and although a high 
silicon/photoresist selectivity was achieved, the mask etch rate can never be zero due 
to the finite removal rate by physical sputtering. However, selectivities as high as 
80 : 1 and 75 : 1 have been reported for silicon etching with both silicon dioxide [8] 
and photoresist masks [19] respectively. 
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Figure 4.5 Etch rate calibration graph for KMn04 etchant. 
4.3.2.1 T R I F L U O R O M E T H A N E ( C H F 3 ) . 
C H F 3 etches Silicon by the production of highly volatile SÌF4 [7]. Anisotropie, 
sélective etching can be achieved at low pressure where the gas forms positive ions in 
the electric fìeld [4]. Although selectivity can be adjusted by the addition of oxygen, 
this was not possible with the Electrotech Plasmafab 340 reactive ion etcher being 
used. Etching was reported using the parameters below with résultant etch rates of 
1130 Âmin' 1 for Silicon and 3 Amin"1 for Silicon dioxide, giving a silicon/silicon 
dioxide selectivity of 300:1 [20], using standard Silicon, not SIMOX. 
• Gas composition: 60 % C H F 3 10 % Ar 
• Power: 50 W 
• Base Pressure: 30 mT 
• Chamber Pressure: 56 mT 
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Several combinations of thèse parameters were tested expérimentally on standard 
silicon using the reactive ion etcher as detailed below in table 4.1 : 
Experiment 
number 
Gas composition Forward 
Power (W) 
Etch Time 
(mins.) % C H F 3 % A r 
(0 20 - 107 30 
(ii) 40 - 75 30 
m 40 - 50 30 
(iv) 60 5 50 45 
(v) 60 10 50 45 
[vi) 60 10 75 45 
Table 4.1 Reactive ion etch Systems tested for bulk silicon etching 
The results were examined using optical and scanning electron microscopy. From this, 
the system given in (v) was selected as the optimum system, producing features with 
smooth surfaces and well defined edges. Etching with (i) resulted in rough surfaces 
and uneven edges, while (ii) and (iv) gave moderately improved edge profiles 
compared with (i) but uneven surfaces, (iii) led to features with smooth surfaces but 
poor edge définition. The results of (iv) were similar to (iii) but the edges were 
slightly better defined. 
Etch rate analysis for system (v) was initially conducted on small samples (~1.5 cm 2) 
of standard silicon. This gave a rate of 3.16 nmmin"1. Etching was then repeated with 
quarter wafers of standard silicon and the rate was reduced to 2.05 nmmin"1. The etch 
depth versus time for both sample types is plotted in figure 4.6. Thèse results gave an 
estimate of the change in etch rate with sample surface area due to the loading effect 
(see section 2.3.2.4) to allow SÏMOX characterisation to be carried out on small 
samples. It was expected that the etch rate for the top silicon layer in SOI would be 
différent from that for bulk silicon [21]. The S I M O X silicon etch rate on small 
samples (-1.5 cm 2) was measured as 4.58 nmmin' 1 . (the gradient of the etch 
depth/time plot, in figure 4.6). The silicon loading effect shown by the two plots in 
figure 4.6 was then applied to this SOI rate using the ratio of gradients to estimate an 
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etch rate of 2.98 nmmin"1 for silicon etching of 1/4 wafer size S I M O X samples for 
sensor fabrication. This procédure can be justified from considération of the équation 
which describes the loading effect [7]: 
G = Generation rate per unit volume and time. 
R = Etch rate. 
n = Number of atoms per unit volume of layer being etched. 
x = Recombination rate, 
k = Reaction rate constant. 
A = Surface area to be etched. 
V = Volume of plasma. 
For both the bulk silicon samples, every value in the équation w i l l be the same with 
the exception of the area. Therefore the ratio of etch rates wil l reflect only the 
différence in exposed area. When S I M O X silicon is etched, again the only différence 
between the two samples is the area, which differs in the same ratio as the two silicon 
samples. Although the value of K for example may be différent in this case to that of 
bulk silicon, it wi l l be the same for each S I M O X sample meaning that the same ratio 
of etch rates can be assumed for 1.5 cm 2 and quarter wafer sample sizes. 
4.3.2.2 S U L P H U R H E X A F L U O R I D E (SF 6 ) . 
S F 6 is an inorganic halide which can be used for reactive ion etching of silicon or 
silicon dioxide, producing passivating sulphur halides [7] to achieve anisotropy. By 
careful sélection of the operating parameters used with this molecular gas, good 
control over selectivity and anisotropy can be achieved. S F 6 was tested on standard 
(4.1) 
where 
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silicon with the conditions below, reported for the etching of S I M O X siiicon with 
selectivity over silicon dioxide and photoresist [21, 22]. 
• Gas composition: 10 % SFÔ 
• Power: 50 W 
• Base Pressure: 33 mT 
• Chamber Pressure: 43 mT 
Etchtime /mins 
Figure 4.6 Expérimental results indicating loading effect for CHF3 
etching. 
Samples were etched for différent times, corresponding to the predicted time to etch 
0.2 uni. Following photoresist removal, feature height measurements were made 
across each sample using a Tencor Alphastep. From thèse, a mean feature height was 
determined which is plotted for each sample in figure 4.7. This gives an etch rate of 
0.018 ummin"1. Similar etch rate assessments were carried out on small SOI samples. 
Thèse gave an etch rate of 0.005 ummin"1, relating to an etch time of 40 minutes to 
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achieve complete etching through the top silicon layer. The main problem experienced 
with SF 6 etching was the slow etch rate and a lack of repeatability. Subséquent etching 
conducted using apparently identical conditions gave a completely différent etch rate, 
this remained the case even after chamber cleaning. The reason for this is not fulty 
understood but could be due to unstable chamber conditions induced by the use of 
SF 6 . 
Etch ti me / mins 
Figure 4.7 Etch rate analysis for SFe dry etching of silicon. 
4.3.3 S U M M A R Y O F W E T AND DRY E T C H SURVEYS 
Dry etching using SF$ resulted in problems with the run-to-run repeatability. 
Therefore, CHF3 was considered the most appropriate dry etchant conventionally 
available. CHF3, used in conjunction with the conditions described above, displayed 
linear, repeatable etching at a rate of 4.58 nmmin*1 on small SIMOX samples. 
Potassium permanganate was selected as the most suitable wet etchant, primarily due 
to the ease of masking with photoresist, and the high linearity in the etch rate 
compared with KOH. On comparison of wet and dry etching methods, the wet etch, 
potassium permanganate was favoured for its faster etch rate (approximately 60 times 
faster than the C H F 3 system), allowing high throughput yet controlied etching. 
Furthermore, surface damage can resuit from RIE making resist removal difficult. The 
K M n 0 4 composition, described earlier in this chapter, combined with appropriate 
processing parameters, is well suited to the shallow depth o f the top Silicon layer. The 
experiments carried out demonstrated a high degree of linearity and repeatability 
allowing accurate détermination of process etch times, to allow effective time control 
o f the etching (figure 4.6). This system was therefore selected for use in pressure 
sensor fabrication. 
4.4 SILICON DIOXIDE ETCHING 
The areas of buried Silicon dioxide exposed by the Silicon etching are subsequently 
etched to leave the surrounding top silicon areas suspended as shown in figure 4.8. 
Vertical and lateral etching are required for this step to remove a section o f the buried 
silicon dioxide layer below the top silicon, via the 3 or 5 um etch window. To achieve 
this, a highly isotropie etchant was necessary which etches uniformly in ail directions. 
This should also display a high selectivity over silicon to retain both the thin top 
silicon layer (which also acts as a mask), and the substrate surface. This would resuit 
in the formation o f a cavity below a thin, flexible, suspended diaphragm which is free 
to deflect in response to an applied pressure. 
Progression 
of etch front 
Top sil icon 
Buried silicon dioxide 
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Figure 4.8 Illustration of Silicon dioxide underetching 
4.4.1 W E T SILICON DIOXIDE E T C H I N G 
A n extensive literature and expérimental survey of wet Silicon dioxide etching was 
conducted to establish an appropriate system for the cavity formation step. This 
allowed a comparison of parameters such as etch rates and undercut profiles. The 
amorphous nature of silicon dioxide films allows isotropie etching, facilitating 
undercutting to form a cavity. However, sirice silicon dioxide undercut is more often 
considered a nuisance than it is utilised, it is not well characterised in the literature 
[4]. The study conducted in this work used various compositions of buffered HF. This 
is the most commonly used isotropie silicon dioxide etchant [23, 24, 25] and has also 
been reported for the removal of buried oxide layers in S I M O X [26]. 
Four buffered, hydrogen fluoride based, silicon dioxide etchants of différent 
compositions (listed below), reported as demonstrating isotropie behaviour, were 
tested expérimentally. V L S I grade 48 % H F and V L S I grade 40 % N H 4 F were used in 
all experiments. Low H F concentration compositions were selected to maximise the 
degree of process control achievable to allow time controlied etching in sensor 
fabrication. High selectivity is required to retain the top silicon layer intact during the 
undercut step of sensor fabrication. 
• A : 10:1 2.18 M B H F 
10:1, 10 volume parts water, 1 volume part 2.18 M Buffered H F [27] 
• B : B H F 
113 g 40 % N H 4 F , 28 ml 48 % H F and 170 ml water [8] 
• C: 10:1 B H F 
10 parts 40 % N H 4 F , 1 part 48 % HF by volume [28] 
• D: 7:1 B H F 
7 parts 40 % N H 4 F , 1 part 48 % H F by volume [29] 
Composition D is reported to produce no measurable polysilicon attack [29]. In initial 
etchant trials, no temperature control was used. For device fabrication the 
expérimental set up presented in figure 4.9 was used. Several methods of agitation can 
be implemented. In this case, thermal convection was used as this is reported as 
producing greater lateral etching than other methods [4]. Here agitation is caused by 
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thermal gradients and chemical potential différence (resulting from the etching 
process) causing motion within the solution. 
Initial characterisation of the four buffered hydrofluoric acid solutions was carried out 
using the mask detailed in 4.1.2.1. Negative photoresist was used, on a thermally 
oxidised bulk Silicon wafer. The resist was intended to mimic the role of the top 
S I M O X Silicon. The etch solutions, once mixed, were allowed to stand for 
approximately one hour prior to use, in order to reach equilibrium. The six etch times 
used to etch samples in each solution were based around the times necessary to 
laterally etch a distance of 4 um based on published underetch rates. The 
measurements of undercut in all cases, suffer from large errors, due to the inaccuracy 
in the undercut measurement (±0.25 um) using the Cursors on the video screen of the 
microscope system used. 
Thermocouple 
P T F E container with B H F etchant inside 
Etch bath temperature settings 
Etchant temperature 
monitor 
Heated, water-filled etch bath with agitation 
Figure 4,9 Expérimental Arrangement. 
4.4.1.1 L A T E R A L E T C H I N G OF B U L K SILICON 
Structures underetched in each of the four test etchants were observed with an optical 
microscope and the undercut measured using the calibrated Cursors. The oxìde 
boundary (etch front) was visible through the photoresist in thèse tests. Due to the thin 
nature o f the top Silicon layer in the S I M O X material - at 200 ntn, the etch front was 
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also visible through this silicon in sensor fabrication. The mean of measurements 
made on ten différent features was calculated and plotted with respect to time, for 
each etchant (see figures 4.10(i) to (iv)). The undercut distance was later confirmed by 
examination of the etched features following photoresist removal. Linear fits have 
been made to allow etchant comparison, since each data set approximated a linear 
trace. However, in some cases an initial delay in etching is seen possibly due to 
downward etching occurring before the sidewalls are exposed for the onset of latéral 
etching. 
The gradient, which gives the underetch rate, effectively détermines the degree of 
process control which is achievable. Etchant A gave a very fast rate of 1.54 ummin"1 
for latéral etching but high scatter suggested low repeatability, making time control 
inaccurate. Etchant B displayed a moderate etch rate of 0.5 ummin"1 with moderate 
scatter indicating that precise etching could not be achieved with this composition. 
Etchant C displayed a slow etch rate of 0.28 ummin' 1 , with low scatter. Etchant D 
demonstrated a moderate etch rate of 0.97 ummin' 1 with low scatter indicating a high 
consistency of etching. The graph for etchant D suggests high etch controllability with 
a sufficiently fast rate to allow feasible etch times to be used for pressure sensor 
fabrication. Photographs of features etched in each solution are presented in figure 
4.11. The coloured fringes indicate différences in oxide thickness, as a resuit of 
undercutting. The perimeter area of the cavity has a profile consisting of many 
différent oxide thickness, resulting in multicoloured fringes. Close fringes indicate a 
steep undercut profile. 
Features etched in A showed only minimal undercut even at long etch times and lost 
shape définition with rounding of the corners occurring at longer etch times. Etchant 
B structures displayed uneven undercutting both over individuai structures and across 
the wafer area. Etchant C had considerably distorted the square features into 
diamonds. Features produced with etchant D (Figure 4.11), however, displayed high 
undercut uniformity in individuai structures and across the wafer indicated by well-
defined, even fringes around each structure. N o signs of distortion of the shape 
defined by the mask was détectable. 
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Figure 4.10 Latéral etch distance versus time for etchants A, B, C and D, 
figures (i), (ii), (iii), (iv) respectively 
The microscope observation o f the samples showed conclusively that, for the latéral 
silicon dioxide etching during pressure sensor fabrication, o f the four compositions 
tested, solution D (7 : 1, 40 % N H 4 F : 48 % H F by volume) would be the most 
appropriate for use. 
1S7 
(c) (d) 
Figure 4.11 Optical Microscope Photographs Showing Results of Silicon 
Dioxide Etching with Etch Compositions: (a) A, (b) B, (c) C and (d) D. 
Prior to S I M O X etching, undercutting experiments were then repeated using the 
selected etchant D, on thermally oxidised bulk silicon with a photoresist mask. 
Température control and a mask similar to that required for sensor etching 
(predominantly masked areas with small etch Windows opened) were used. In this 
case a reduced etch rate (compared to that seen in initial experiments) o f 0.16 ummin"1 
was determined at 30±0.5 °C. This may be due either to increased température control 
or increased diffusion limitation effects (or a combination of thèse effects). 
4.4.1.2 L A T E R A L E T C H I N G O F SIMOX 
Further work was then undertaken to characterise and optimise the undercut step of 
structure fabrication using S I M O X with the chosen etchant composition. In this case, 
the top silicon layer acts as a mask and no photoresist is necessary. Again the etchant 
température was controlled to 30 ±0.5 °C and a mask with only small etch Windows 
was used. From microscope measurements of the undercut, an initial linear 
interprétation of the latéral etching rate for the buffered hydrogen fluoride solution 
was established as approximately 0.13 ummin" 1 for the buried oxide of S I M O X 
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material. A graph of undercut distance versus etch time is shown in figure 4.12. The 
minimal déviation of individuai points from the best fit line confirms the expected 
high accuracy of this process seen in the initial trials. 
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Figure 4.12 Etching Behaviour of etchant 1), on SIMOX material. 
The undercut rate for the S I M O X Silicon dioxide can be seen to be slightly reduced 
from that of thermally grown Silicon dioxide. This is thought to be due to the différent 
stress and defect levels within the materials. 
4.4.1.3 U N D E R C U T PROFILE 
Following resist removal of the samples used in the initial etch trials, the undercut 
profile shown in figure 4.13 was revealed by scanning electron microscopy. Tests 
were undertaken to confimi that the undercut profile was similar in the buried Silicon 
dioxide of the S I M O X material to that in this thermal oxide layer - this was found to 
be the case. 
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Figure 4.13 Profile of Underetched Silicon Dioxide 
4.4.1.4 V E R T I C A L E T C H I N G O F B U L K SILICON 
From measurements o f the vertical etch rates, etchants C and D appear to ofYer the 
most controllable etching. When combined with the results o f the latéral etch tests, 
etchant D was found to be most appropriate for silicon dioxide etching in sensor 
fabrication. 
The vertical etch trials were also repeated on a thermal silicon dioxide layer using 
temperature control and a mask offering limited access to the etchant site. As 
expected, etch limitation by the différent mask did not restrict the vertical etch 
sufficiently to cause a large change to the etch rate. In thèse trials a vertical etch rate 
of 0.13 ummin"1 was measured at 30 ±0.5 °C. 
4.4.1.5 DISCUSSION O F E T C H E D PROFILE 
The observed profile (see figure 4.13) correlates well with profiles o f underetching 
described in the literature [30], although, in those cases, oxide from the window area 
was removed previous to underetching by alternative anisotropie means. In the case 
where low pressure chemical vapour déposition ( L P C V D ) phosphosilicate glass is 
being underetched [27], this profile is accounted for by a vertical variation in the 
phosphorus content o f the film and/or by stress variations through the film. Increases 
in either parameter have been found to resuit in a faster etch rate [31]. 
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In the case of vertical etching of thermal silicon dioxide, a slowing o f the etch rate has 
been observed toward the substrate boundary [32]. This is considered to be due to a 
partial densification of the lower silicon dioxide layers. In our case, we would expect 
the final undercut profile to be accounted for partially-by the initial shaping of the etch 
well , since removal of the silicon dioxide in the window did not précède wet etching, 
as in literature examples of undercutting. This may be combined with the effects of 
densification and/or stress. Furthermore the buried oxide in implanted wafers is 
known to have a Gaussian oxygen distribution which may cause some slight variation 
in etch rate through the layer [7]. 
4.4.1.6 D I S C U S S I O N O F L A T E R A L E T C H I N G 
During underetching, as the etch front progresses, the reaction may change from 
kinetic control to diffusion control. Hère a combination o f several effects may occur, 
such as a build up of reaction products in recessed areas and progression of reactant 
molécules towards the réaction site, which is slowed by product molécules diffusing 
away from it. 
The underetch rate of 0.16 ummin ' for thermal silicon dioxide, deduced from 
experiment as described, is high compared with a literature value of 0.057 ummin"1 
for low température, L P C V D silicon dioxide using the same etchant composition as in 
this work at a lower température of 25 °C [22]. The mask geometry is not discussed in 
this report, but silicon dioxide layers were 0.5 um and 1 um in thickness. Using a 
stronger etchant composition of 6.4 v% H F , 35 v% N H 4 F and 58.6 v% H 2 0 a latéral 
etch rate of 0.047 ummin' 1 is reported for thermal silicon dioxide etching at 30 °C 
[33]. Again, the geometry is not given, in this case the silicon dioxide layer thickness 
was 0.5 um. The variance in the reported etch rate is likely to be accounted for by the 
différences in the etch conditions between the différent studies. 
Doping of silicon dioxide is known to have a dramatic effect on the vertical etch rate 
[28]. This explaïns the reported, increased latéral etch rate of 2.3 ummin' 1 for 
8 w% phosphosilicate glass (PSG), etching in 7.5:1 volume part HF: watcr, used at 
25 °C [27]. This compares with underetching rates for 6 % PSG of 1.11 ummin"1 with 
3.6 % HF and 20 ummin 1 with 49 % HF, both used at 23 °C, reported by Lui [23]. 
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The latter two reports [23, 27] both refer to the underetching of long channels and 
provide detailed insight into the latéral etching behaviour. 
There are two main différences between thèse works by Lu i [23] and Monk [27] and 
the current work carried out in pressure sensor fabrication: 
(i) The materials: deposited P S G not implanted oxide is the material being 
etched. 
(ii) The geometry: long channels are underetched from an etch window opened 
through the oxide layer, instead of circular areas, from a small centrai mask 
opening. 
In both cases a model is derived to describe the etching behaviour observed 
experimentally. It was found that as the etch front progresses, the etching becomes 
diffusion limited and the plot o f etch distance versus time déviâtes from its linear 
characteristic, indicating a decreasing latéral etch rate. This effect is possibly 
increased due to the large molecular size of the reaction product, fluosilicic acid [27], 
In the first paper of this type to be published, by Monk [27], channels of 8 % 
phosphorus L P C V D P S G framed on either side by polysilicon and above with 
transparent silicon nitride are fabricated in a variety of dimensions from 10-100 um 
long and 1-5 um wide. The channels are 2.2 um in height and the etch window is 
opened through the silicon dioxide layer to produce an initially vertical etch front. 
Etching of the channels was carried out at 25 °C, in a number of différent 
concentrations of H F . Errors in the expérimental data may have resulted from 
continued etching along the channels subséquent to removal o f the sample from the 
etch tank, but prior to measurement [27]. This w i l l also be the case in our work, where 
the undercut from a centrai window was measured subséquent to sample removal 
from the etchant and rinsing. A first order Deal-Grove model [34] has been applied to 
describe the observed etching behaviour, by Monk [28]. In the dérivation, several 
assumptions were made, these are that there is: 
(i) one component diffusion 
(ii) one dimensionai geometry 
(iii) a constant diffusion coefficient 
(iv) immediate transportation of reaction products to the surface 
(v) negligible heat generated at the reaction front 
(vi) constant density in the solution 
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To derive the model, the diffusive flux [27]: 
J= (4.2) 
where 
DHF-HJO = the diffusivity of HF in water 
C' HF = the concentration of HF in the bulk Solution 
CHF = the concentration of HF at the oxide surface 
ö = the undercut distance 
Can be equated to a reactive flux [27]: 
J = kCHF (4.3) 
where 
k = the first order reaction rate constant 
This can be expressed as a movement of the etch front as a function of time [27]: 
o ^HF~H,0 . 
Ò = ± 
where 
D Y HF-ff,O HF J , , ,. 
¡PÍsiO, 
[MW]f/F - the molecular weight of hydrofluoric acid 
[p]Si0i = the density of Silicon dioxide 
In the reported work [27] plots were drawn of the Deal-Grove equation using 
estimates from alternative sources [34] for the reaction rate constant of 1.45xl0"6cms"' 
and diffusivity of 3.lxlO" 5 c m V . These plots were seen to fit the experimental data 
well at low etch times but deviated from the experimental data at longer etch times. 
Both the reaction rate constant and diffusivity were then adjusted to allow the plot to 
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fit the expérimenta] data. In this way, a good fit could be obtained. The diffusivity 
required to fit the data in the reported work [27] was found to be o f the order of 
10"9 c m V , this is approximately four orders of magnitude lower than that for most 
liquids. This indicates that the reaction does display diffusion limitations at longer 
etch times, in the published graphs [27] the onset of diffusion limited etching was 
observed after between 4 to 35 minutes, depending on the solution concentration. The 
variations in reaction rate constant seen for the various etchant compositions tested in 
the work [27] suggested that the reaction is not first order. The value for reaction rate 
constant determined for the 6.68 M solution was 7.83xl0" s cms' 1 . This is the solution 
discussed in the literature [27] closest to the concentration of H F used in our 
experiments (5.99 M ) . 
The work reported by Monk [27] which is outlined above was criticised in a 
subséquent publication by L u i [23] for not being tested across a wide enough 
spectrum of solution concentrations to allow the model to be considered universal. A 
further inadequacy in Monk 's work was the lack of expérimental data. The low 
number of points at higher etch times, in some cases makes the standard of fit difficult 
to assess. 
In the current work, the Deal Grove équation derived by Monk was fitted to the 
expérimental data gained from the undercut trials on S I M O X samples, in which the 
temperature was controlied to 30 ±0.5 °C. Initially estimated values for reaction rate 
constant and diffusivity were used. As in the literature, a déviation was seen between 
the plot and the expérimental data at higher etch times, although this déviation was not 
as great as that reported [27]. Figure 4.14 shows expérimental data from the current 
work and the Deal-Grove équation with the estimated values of diffusivity and 
reaction rate constant (shown by the solid line). Some discrepancy in this fit would be 
expected due to the fact that the reaction rate constant wi l l be quite différent to the 
literature estimate since the etch rate is very différent (due to the différence in 
temperature, silicon dioxide formation method and phosphorous content between the 
two works). As in Monk ' s report, the diffusivity and reaction rate constant were then 
adjusted to fit the data, this plot is shown by the dotted line in figure 4.14. The 
adjusted values are 2.25 x IO' 9 c m V 1 for diffusivity and 7.97 x 10"12 cms"1 for reaction 
rate constant. 
164 
This value of diffusivity agrées well with that determined by Monk for HF 
underetching, and is approximately four orders of magnitude smaller than that 
observed in 'open' etching. This indicates that the undercut etching in the current 
work did expérience diffusion limitation, which slowed the etch rate down. The 
circular geometry, used in pressure sensor fabrication would seem to cause a similar 
degree of diffusion limitation to that for channel etching, although the height of the 
etch channel is greater in the literature structure (2.2 um) [27] than in our SIMOX 
structure (0.4 um). 
i > 1 • t 1 r 
Etch T i me / s 
Figure 4.14 The expérimental data points with the derived équation plotted with 
es tini a te d and adjusted values for the reaction rate constant and diffusivity. 
Work by Liu, [23] published two years after Monk's work [27], aims to determine a 
universal model for first and second order reactions incorporating the diffusion 
limitations experienced in channel etching. Expérimental data was obtained from the 
etching of LPCVD silicon dioxide with a 6 % phosphorus concentration annealed for 
one hour at 1000 °C [23]. This was patterned into the channel and coated on the three 
exposed faces with L P C V D silicon nitride. Prior to wet etching an etch window was 
opened through the silicon nitride using dry etching. Channels of various dimensions 
were fabricated, with widths rangíng from 4 to 200 um and heights from 0.24 to 
1.7 um, the channel length was typically 3000 um. A scale with 10 um divisions was 
integrated on the structure to allow assessment of the undercut distance. 
Experimental data gained by Lui [23] did display a deviation from the linear, 
indicating diffusion limitation. However, in this case the limitation is only observed at 
etch distances greater than 100 um. L i u assesses several models, the diffusion [35], 
Deal-Grove [27] and Langmuir-Hinshelwood [36] models were aíl found to be 
inadequate, failing to fít the experimental data across the full range of concentrations 
examined. 
The 'universal 1 combined first and second order model derived by L i u [23] gives a 
good fit across the full range of concentrations tested in his work. However, when this. 
universal model was applied to the data for S I M O X etching, a good fit could not be 
gained. Attempts to reproduce Liu ' s curves from details in the paper were also 
unsuccessful indicating that there may be some errors in the published information 
[23]. 
In Lui ' s work [23] the effects of temperature, channel size and the production of 
bubbles was also examined. The assessment of the effects of temperature showed that, 
initially, raised temperature causes the etch rate to increase, but after approximately 
100 minutes of etch time, the underetched distance in channels etched at different 
temperatures is comparable; this was considered to be due to the production of 
bubbles which occur around this stage of the process, enhancing convection [23]. 
However, this could also indícate that temperature affects the etch rate while the 
process is reaction controlled (as would be expected) but when diffusion becomes the 
limiting factor temperature does not affect the diffusion effects as strongly. However, 
the published work [23] only describes two temperatures, separated by just 12 °C and 
therefore any conclustons drawn can be considered to be of limited valué. 
It has been concluded by Lui [23], that the width of the channel, has no effect on the 
etch rate while the height does, with thinner channels etching slower, considered to be 
due to surface interaction or limited flow. This seems somewhat unrealistic as the 
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channel height and width are interchangeable, simply by etching the sample on its 
side. The more criticai factor in the variation of etch rates would seem to be the ranges 
within which thèse dimensions have been tested, it could be inferred that at widths or 
heights greater than 4 um, any increase in dimensions does not adjust the etch rate. 
While at widths or heights below 1.7 um, a decrease in dimensions is accompanied by 
a réduction in the etch rate. 
Bubbles were reported [23] to form in the channels which was unexpected as the HF, 
silicon dioxide reaction is not thought to yield any gaseous product. The bubbles were 
seen to form at the etch front and move towards, and out of the etch window, while 
increasing in size. The effect of bubble formation on etch rate was dependant on both 
channel dimensions and temperature. The présence of bubbles was also observed in 
the etching of S I M O X carried out in this project but did not appear to have any 
detrimental effect on the etching. 
4.4.1.7 S U M M A R Y O F W E T SILICON DIOXIDE E T C H I N G 
Following considération of ali the results of this study, etchant D was considered 
appropriate for silicon dioxide etching in pressure sensor structure fabrication. The 
formulation of the selected etchant D was: 
• 7 : 1 , N H 4 F : H F 
• H F 60 ml 
• N H 4 F 420 ml 
• Temperature 30 °C 
• Agitation moderate 
The S I M O X etch rate was determined as 0.13 ummin"1 although there was some 
évidence of non-linearity at higher etch limes. A Deal-Grove model was applied 
which gave a good fit to our expérimental data and indicated diffusion limitation as 
the cause of the non-linearity. 
Adjustments to etch compositions, suggested in literature sources, such as the addition 
of surfactants [37] or use of vapour phase HF [24] were not considered necessary. as 
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satisfactory etching was achieved with the above composition alone. Furthermore the 
anti-stiction réduction benefits of vapour H F etching are made irrelevant by the 
necessity for post etch rinsing to remove Silicon dust. 
In addition to the sélection of etchant D, this study served also to demonstrate that 
undercutting of the required dimensions is achievable and confirmed the feasibility of 
using time to control the extent of underetch and hence diaphragm size and ultimately, 
pressure measurement range. 
4.4.2 DRY SILICON DIOXIDE E T C H I N G 
Reactive ion etching was considered as an alternative to wet techniques for the Silicon 
dioxide underetching step. The conditions used would be required to result in highly 
isotropie Silicon dioxide etching with selectivity over Silicon and photoresist. In order 
to compare with wet techniques, a rate of underetching in the région of 6 umhour"1 
was required. Although an unusual set of requirements for dry processing, the use of 
this method of etching would eliminate the occurrence of stiction by removing the 
présence of liquid. However, it is difficult to achieve a high selectivity over Silicon 
and resist using the same Silicon dioxide etching system. A selectivity o f 1:15, Silicon 
: Silicon dioxide has been reported with C H F 3 [38] and the addition of oxygen further 
enhances selectivity (although this was not an option on the equipment used in this 
project). These parameters were used with low power as a starting point for tests, 
along with a second system reported to give a 1:11 Silicon to Silicon dioxide 
selectivity [39]. The two sets of conditions are Iisted below. C l 2 [40] has been reported 
as demonstrating slightly isotropie etching (this was also unavailable on the 
equipment used in this project). Dry etch Systems tested: 
• Power density = 0.5 Wem"3 
• RF Power - 13.56 M H z 
• Gas pressure = 30 mT 
• Si etch rate = 20 Amin" 1 
• S iO, etch rate = 300 A m i n 1 
• S i : S i 0 3 selectivity = 1 : 15 [38] 
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• Power density = 0.45 Wcm" 3 
• R F power = 13.56 M H z 
• Gas pressure = 20 mT 
• Flow rate = 20 sccm 
• Si etch rate = 60 Âmin" 1 
• S i 0 2 etch rate = 680 Âmin' 1 
• S i : S i 0 2 selectivity = 1 : 1 1 [39] 
These parameters were then varied in a controlied manner in an effort to achieve 
isotropy. In particular, the effects of high gas pressure combined with high power 
were examined. Under these conditions a high radical concentration and high 
temperature exist, resulting in a prédominance o f chemical (rather than physical) 
etching. This was expected to produce the highest degree of isotropy. 
Following several tests, no set of conditions had shown sufficient isotropy or the 
reported selectivity. This is not surprising for a number of reasons: 
• RIE is primarily a directional technique 
• RIE is equipment dépendent, making it difficult to replicate reported work 
• Complete parameter sets are rarely reported in the literarure 
This method of etching was therefore not'used in the production of sensors. 
4.5 S T I C T I O N 
Stiction is the adhésion to the substrate of a microstructure which is intended to be 
suspended [41]. In many cases, subséquent release is not possible, resulting in 
complete device failure. This phenomenon is a significant microfabrication problem 
which persists in many fields of micromachining, having been acknowledged and 
investigated by several researchers [42]. The consensus of opinion suggests that 
surface tension produced by the drying rinse water is the mechanism for pulling the 
microstructure toward the substrate. There it becomes permanently fixed by a 
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combination of Van der Waals and other atomic forces. In pressure sensor fabrication, 
stiction occurred during the drying of rinse water within the cavity, following the 
underetch step. This caused the collapse of a high percentage o f the underetched 
structures formed in the initial fabrication of the pressure sensing devices and sensor 
yield was very low. 
To combat stiction, a séquence of additional rinse steps was developed and 
implemented in the fabrication process following the H F etch and DI water rinse. This 
exposed the diaphragms to liquids of increasingly lower surface tension [43]. Firstly a 
30 minute soak in IPA was carried out, followed by a 30 minute acetone soak and 
fïnaily a Chloroform soak. In each case, the solvents were put into beakers at 
approximately 70 °C. The samples were then placed immediately in the solvents and 
covered. Each beaker was placed directly in an ice bücket for rapid cooling. 
Following the rinse séquence, the samples were oven heated for one hour at 150 °C 
and exposed to H M D S vapour (as in the photolithographic process). This is reported 
[44] as preventing stiction from re-occurring in subséquent processing or 
diaphragm/substrate contact. This procedure resulted in a dramatic increase in the 
yield. For a matrix of 2500 diaphragms, an estimation o f the yield, achieved by 
counting the number of collapsed structures under an optical microscope, was ~ 99 %, 
following the introduction of thèse rinses compared with - 15 % prior to their use. 
4.6 O T H E R F A B R I C A T I O N P R O B L E M S 
In addition to stiction in initial etch trials the device yield was also reduced by 
cracking in the top Silicon layer (see figure 4.15). The cracks were observed, 
originating from the sharp corners of the etch Windows and were possibly due to stress 
concentration. Furthermore, the window size was considered to be too large, reducing 
the membrane tension and therefore its ability to remain self-suspending. As a 
conséquence of thèse two observations, the mask for pressure sensor fabrication was 
designed to define small, circular etch Windows. These adjustments resulted in a 
significant réduction in cracked structures. 
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Figure 4.15 Cracking produced from the corners of the etch windows 
Optical microscope observation o f the sensor samples following the H F etch and rinse 
steps revealed some areas of surface staining as shown in the micrograph of figure 
4.16. Within the circular stained areas, the diaphragms had broken away from the 
surrounding substrate. Immediately outside these regions, diaphragms were etched 
and remained suspended in the usual manner. This did not significantly reduce the 
yield, as staining covered a small area compared with the matrix size (generally 
encompassing only approximately 10 diaphragms) and more commonly occurred at 
sample edges, outside the matrix area. Energy dispersive x-ray ( E D X ) analysis and 
raman spectroscopy of these areas did not reveal any differences from the adjacent 
regions of the sample. Similar circular surface stains have been reported by Kikyuama 
[37], with the suggested cause being hydrogen bubbles liberated from the silicon/HF 
reaction, which adhere to the surface, causing non-uniform etching. The trapping of 
air in HF solutions can also cause staining and etch defects as a result of foam 
adhesion to the etching surface. In this case, stains are described as discolorations, 
thought to be <20Â thick, which occur for a variety of etch conditions [45], but are 
more prevalent for boron doped samples. These stains reportedly appear upon sample 
removal from the HF bath and immersion into rinse water; which corresponds with 
observations in the current work. Following analysis, Schimmel [45] concluded that 
the stains originated from sub-oxides of silicon resulting from incomplete oxidation. 
The suggested methods for avoiding these effects include a 15 second immersion in 
2:1 HF:0.038 M ICMn0 4 , (a strong oxidising agent), following the etching [45]. This 
was not implemented in the process sequence for pressure sensor fabrication due to 
the infrequent occurrence of staining within the patterned areas. 
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Figure 4.16 An optical microscope micrograph of surface staining subséquent to 
the BHF etch step. 
4.7 M E T A L L I S A T I O N 
In order to take electrical measurements from the pressure sensor diaphragms, métal 
connections are required. For the packaged, tested devices and for most test structures, 
aluminium was the metallisation used. 
4.7.1 ALUMINIUM DEPOSITION 
Aluminium was deposited by magnetron sputtering with the sample either stationary 
or rotating. In most cases a 3 minute static déposition was used which resulted in an 
aluminium thickness of 0.269 um. A rotating holder allowed multiple sample 
déposition, in this case, a 33 minute déposition was used to achieve a similar 
aluminium thickness. A 'customised , holder was constructed to accommodate the 
small sample sizes used in the sensor fabrication. This was a standard wafer size métal 
plate with a hole eut in it. The hole was slightly smaller than the sample which was 
placed behind the hole. The S I M O X was secured in place using a wire clip as shown 
in figure 4.17. 
17? 
Window in 
metal plate 
allowing 
Silicon 
exposure to 
aluminium 
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metal holder 
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sample 
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Figure 4.17 Typical sample holder for metal déposition 
4.7.2 A L U M I N I U M E T C H I N G 
The aluminium layer was masked using positive Shipley resist 1813 and wet etched in 
a Merck aluminium etchant (containing phosphoric acid) at 50 °C. Etching was 
terminated by sample removal when, by observation with the naked eye, the 
aluminium was judged to have been removed from the unmasked areas. This point 
occurred suddenly and could readily be seen. The time required to etch the 0.269 um 
thick layer was approximately 4 minutes. Samples were then rinsed, dried and 
examined under an optical microscope. If necessary, they could be replaced in the 
etchant for a short additional etch time. The mask used for sensor metallisation 
consisted of a matrix o f rings to surround each diaphragm. These were 10 um wide 
and the outside diameter of the ring was 63 um. Each ring was connected by a track to 
a large bond pad. 
4.7.3 P R O T E C T I O N O F M E T A L L I S A T I O N 
Experiments demonstrated that the aluminium was attacked during the Silicon dioxide 
etch step, despite the protection of a photoresist mask. With the standard 
photolithographic process, approximately 65 % of the aluminium had been removed 
on completion of the Silicon dioxide etch. The attempts to develop a system by which 
metallisation and the long buffered HF step could coexist are detailed below, they 
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nave been tabulateci in tables 4.2 to 4.9 for clarity. The success of each method was 
assessed by the percentage of aluminium 'ring' structures remaining after HF etching 
for 50 minutes. In the cases where gold was tested as an alternative metallisation, it 
was deposited by evaporation for seven minutes using a S E M coating unit. Gold 
etching was achieved using a 1813 resist mask in a composition of 2 g I 2 , 8 g K I and 
80 mi water. The layer was typically etched in one minute. 
Firstly protection o f the aluminium with negative photoresist or positive resist after a 
variety o f heat treatments was tested. This failed to provide sufficient protection to the 
aluminium through the H F etch. 
No Method Reason Détails 
i 
Success | 
1 Negative resist Test improved H F 
résistance 
compared to 
positive 
Negative resist applied by 
the procedure outlined in 
section 4.1.1 
No better than 
the standard 
process 
2 Double layer of 
positive resist with 
increased bakes 
Test increased HF 
résistance 
Applied as standard with 
softbake 1 min/105 °C 
post exposure bake 
7.5 min/90 °C 
hardbake 20 min/150 °C 
35 % of 
aluminium 
remained after 
H F etching 
3 Double layer of 
positive resist with 
increased bakes 
Test increased HF 
résistance 
Applied as standard with 
softbake 2 min/105 °C 
post exposure bake 
10 min/90 °C 
hardbake 20 min/150 °C 
4 0 % o f A l 
remained after 
H F etching 
Table 4.2 Trials with negative and positive resist with varyìng bakes 
Lift off techniques were also tested to allow déposition and patterning of the 
aluminium after diaphragm formation as summarised in table 4.3. This also proved 
unsatisfactory due to incomplete removal of the resist and therefore the metal layers. 
Several photolithographic techniques for lift off were attempted, but none resulted in a 
high lift off yield. This was thought to be due to: 
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(i) The design of the metallisation, which comprised many isolated structures 
requiring each to be sufficiently attacked by acetone. 
(ii) The use of sputtering rather than evaporation for the metal deposition with 
more likelihood of metal deposition on the sidewalls o f the resist profile 
(iii) The effect of the harsh environment of the magnetron sputterer on the resist 
coat - inhibiting its removal. 
No Method Reason Details Success 
4 Lift off To allow metal Positive resist Incomplete resist 
deposition after deposited as outlined removal in lift off 
cavity etching in section 4.2.1 to leaving areas of 
protect diaphragms in undefined 
A l deposition aluminium 
Patterned with 
inverse of A l etch 
mask 
5 Lift off with thick To give longer standard resist Incomplete resist 
resist resist sidewall to application excepting removal in lift off 
profile for slower spin speed o f leaving areas of 
improved lift off 200 rpm. undefined 
aluminium 
6 Lift off with To give longer Second resist coat Incomplete resist 
double layer of resist sidewall to was applied and removal in lift off 
resist profile for softbaked. Exposure leaving areas of 
improved l if toff and develop times undefined 
doubled aluminium 
7 Lift off with To give improved First layer exposed Incomplete resist 
staggered profile resist profile for for longer - second removal in lift off 
(figure 4.18) lift off layer for shorter - leaving areas of 
times to give a undefined 
staggered profile as aluminium 
shown in figure 4.18 
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8 Lift offwith To give improved Applied by the Incomplete resist 
PREDA-914-EZ resist profile for process outlined in removal in lift off 
resist lift off section 4.2.1 leaving areas of 
undefìned 
aluminium 
Table 4.3 Lift off trial* 
Magnetron deposition of 
aluminium 
Aluminium 
2nd Photoresist Layer 
Ist Photoresist Layer 
Silicon Substrate 
Figure 4.18 Aluminium Deposition Over Staggered Photoresist Profile. 
Despite well documented adhesion problems with gold single layer contacts, the 
unreactive nature of the metal made it attractive for this application due to high 
resistance to HF attack. However, the experiments conducted, which are summarised 
in table 4.4, indicated that the gold/resist bond was stronger than the gold/silicon 
bond, causing the pads to 'floaf off after a fairly short time in the HF. 
No Method Reason Details Success 
9 Gold metallisation Improved HF Sample surface Gold lifted 
resistance cleaned, HF dipped substantially 
compared to A l and gold deposited during gold 
for 7 minutes. Gold etching due to 
etched with a positive poor adhesion 
resist mask 
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10 Gold metallisation Improved gold Silicon surface Gold stili lifted 
on a sputtered adhésion prepared by RIE during gold 
surface sputtering in 5% A r etching 
prior to gold 
déposition 
Table 4.4 Tr ia ls with gold on Silicon contacts 
Gold aluminium bilayer contacts were also examined, but were only expected to allow 
fairly immediate sensor testing and not to be a solution for the provision of permanent 
device contacts due to doubts about the long term stability of this arrangement. 
However, the trials, summarised in table 4.5, did not prove successful in retaining 
sufficient metallisation through H F etching. Either the gold adhésion to the aluminium 
was poor and hence the gold protection was removed, exposing the aluminium to HF, 
or the HF attacked the aluminium under the gold, reducing the bonding area, releasing 
the gold pads. However, by the end of the etch step, this had retained a higher 
percentage of the metallisation than any of the previous methods. 
No Method Reason Details Success 
11 Bimetal layer of Gold protects A l A l sputtered, defìned The A l became 
gold on aluminium and A l improves and sintered then exposed for 
contact quality gold sputtered, attack, but better 
and gold adhésion patterned in results than 
alignment and etched previous trials -
demonstrated on 
S I M O X - 4 5 % 
remain after HF 
but corrosion 
concerns (see 
section 2.4) 
Table 4.5 Tr ia ls with gold on aluminium contacts 
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Direct bonding was tested, see table 4.6, in the absence of success in achieving 
sufficient metallisation by conventional means. It was considered that this method 
may allow some electrical assessment of the sensor structure. The most successful 
way of achieving this was determined to be using conductive epoxy to join the gold 
wire to the sensor surface. 
No Method Reason Details Success 
12 Direct wire To allow sensor Die held at 370 ° C - Gold softened and 
bonding testing the eutectic blocked capillary 
temperature for - no ball contact 
silicon and gold formed 
13 Direct wire 
bonding 
To allow sensor 
testing 
Epoxy deposited in 
area where pad 
should be - gold wire 
dipped in this and the 
other end ball bonded 
to the package 
Successful 
contact formed 
Table 4.6 Direct wire bonding to Silicon 
Since aluminium masked by a double resist layer with heat treatment was largely 
retained during the early stages of HF etching up to a time of 20/25 minutes (reported 
in table 4.2, trial 3), a double etch step process was proposed, remasking the sample 
midway through the full etch time required for diaphragm formation. This was 
successful, but the cost, time and labour intensive nature of a second 
photolithographic and alignment step is a strong argument against using this method 
as a practical solution to electrical device contact, the process is summarised in table 
4.7. 
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No Method Reason Details Success 
14 Double masking To re-protect Sample removed after initial 15 
aluminium by from H F , rinsed, minutes of etch 
remasking remasked and then time 80%of the 
midway through replaced in etchant metallisation 
HF etch for remaining time remained 
Table 4.7 Trials with two step mask and etch process 
A thicker aluminium layer was deposited as described in table 4.8 to investigate 
whether this would allow enough of the layer to remain after hydrogen fluoride 
etching to allow wire bonding. A n aluminium layer dynamically deposited for 2 hours 
withstood H F etching more successfully than the previous experiments. However, 
considérable amounts o f the aluminium had still been removed. Following this 
relative success, aluminium was deposited for 3 hours on a silicon-on-insulator 
sample and masked with a double layer of photoresist. Düring H F etching, aluminium 
attack was monitored after 15, 27 and 39 minutes. After a total of 45 minutes, almost 
all aluminium remained, although the surface appeared rough, indicating some etchant 
attack. Subséquent examination with the scanning electron microscope confirmed the 
uneven surface and revealed the présence of regulär rectangular pits (see figure 4.19). 
No Method Reason Details Success 
15 Thick aluminium To allow 2 hour aluminium Following HF 
layer sufficient déposition carried etching 
aluminium for out, then etched approximately 47 
bonding to remain (longer etch time) %ofthe 
after HF etching and sintered as aluminium 
standard, double remained 
resist coat used to 
protect metal -
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16 Extra thick To allow 3 hour aluminium A l l aluminium 
aluminium with sufficient déposition carried areas remain but 
double resist coat aluminium for out, double resist coat their surface is 
bonding to remain applied as standard roughened after 
after HF etching procedure with no 15 minutes of 
extra bakes etch but remains 
the same to the 
end. Rectangular 
etch pits présent 
Table 4.8 Tr ia ls with thick aluminium layers 
A specialised photoresist application technique was also considered as a means of 
sensor protection for post fabrication metallisation (see section 4.8), this is 
summarised in table 4.9. This photoresist was patterned using a négative o f the 
metallisation mask. Aluminium was then deposited and, since it had previously been 
established that lift off was not a viable option, a second photoresist layer was spun 
and exposed on top of the sputtered aluminium and the métal was etched and the 
photoresist removed. The aluminium surface appeared smooth and of high quality, 
allowing the successful combination of metallisation and HF etching. A second 
sample was treated in a similar way but without the first layer of resist as protection. 
This also gave good results with no residue aluminium observed in the cavity 
following métal etching. This method was therefore chosen foc subséquent sensor 
fabrication as it avoided the additional photolithographic step and métal roughness of 
the previous successful trial. 
No Method Reason Details Success 
17 Aluminium To avoid A l Photoresist applied as This worked well 
deposited after HF exposure to HF outlined in 4.8 to but in some cases 
etch with resist cover the open the resist proved 
diaphragm diaphragms difficult to 
protection Temove 
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18 Aluminium To avoid AI No resist protection. This worked very 
deposited after H F exposure to H F Relied on aluminium well 
etch etch accessing all 
areas in which 
aluminium was 
deposited 
Table 4.9 Trials with aluminium deposited after cavity formation 
4.7.4 ALUMINIUM SINTERING 
Subséquent to aluminium déposition and patterning, sintering was carried out to 
dissolve the surface Silicon into the aluminium to form a better ohmic contact. The 
amount of dissolution which occurs in such a process is dépendent on both the 
solubility at the anneal temperature and the volume of aluminium présent. 
For sintering, the samples were loaded into a fumace in a quartz boat, raised to 450 °C, 
with N 2 flowing. Once in position, forming gas was set to flow through the fumace at 
2 1min'1 for 30 minutes, after which the samples were slowly withdrawn in a nitrogen 
flow. This set of conditions, chosen specifically for the S I M O X material, form an 
ohmic contact without allowing conduction through the buried oxide layer [46]. 
4.7.5 K I R K E N D A L L E F F E C T 
Düring sintering, voids in the Silicon were produced as a resuit of the slower 
dissolution rate in the < 111 > direction. These voids then fili with aluminium. This is 
known as the Kirkendall effect [7] and results in aluminium spikes protruding down 
from the sample surface. Figure 4.19 shows the top surface of a S I M O X sample 
following aluminium déposition, définition, sintering and subséquent removal. Pits 
can be seen, resulting from the etching of the aluminium spikes. In figure 4.20, the 
pits are viewed at a highcr magnification to reveal their rectangular'nature. 
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Figure 4.19 Optical microscope photograph of rectangular pits resulting from 
aluminium spiking. 
Figure 4.20 Optical microscope photograph of rectangular pits under high 
magnification 
4.8 C A V I T Y SEALING 
It has been reported that polymers such as photoresist can be spin deposited on a 
wafer surface in such a way that they form a surface film which seals etched cavities 
[47]. Due to the surface tension in the spreading phase o f the spinning cycle, the resist 
does not actually enter the cavity. This technique is potentially low cost, IC 
compatible and avoids the thermal oxidation, L P C V D or sputtering processes which 
are commonly used to seal structures. Thèse require elevated temperature or vacuum, 
resulting in environments which are harsh for circuitry and fragile microstructures. 
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This polymer spin technique can also be applied to the fabrication of buried 
capillaries, valve membranes and thermally isolated microstructures. The reported 
procedure involves a polymer dispensed at 200 rpm. Spinning was then maintained at 
200 rpm for a further 2 seconds after which the wafer was accelerated at 1667 rpms"1 
to 8000 rpm where it was held for 30 seconds [47]. This typically gave a resist 
thickness of 1.72 um, measured on the alpha step. 
To seal the pressure sensor cavities fabricated in this work, an initial spin speed of 
500 rpm was used for the dispensing of 1813 photoresist, 2 seconds elapsed before the 
spin speed was raised within 5 seconds to 8000 rpm where it was sustained for 
30 seconds. In the published work [47], the photoresist layer was retained as a 
complete surface covering. In sensor fabrication, photolithographic définition of this 
sealing layer was carried out to retain photoresist only over the diaphragm central 
opening. In this way the diaphragm behaviour was expected to remain broadly 
dépendent on the physical attributes of silicon. 
During patterning of the sealing resist coat, a low exposure time of 15 seconds was 
used in conjunction with the negative of the mask used to define the etch Windows. 
This was intended to produce a circular resist plug slightly larger than the opening to 
ensure complete cavity sealing. On examination, the plugs appeared to be successfully 
sealing the diaphragm. In some cases on test structures examined on the scanning 
electron microscope the photoresist was seen to bulge (see figure 4.21), which may 
have been due to internai gas expansion due to heat generated by the electron beam. 
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Figure 4.21 Spun on sealing layer 'bulging ' under S E M conditions. 
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4.9 S U M M A R Y 
The novel fabrication o f an array of micro-miniature diaphragms to form a capacitive 
pressure sensor has been carried out. The sensor -structure was produced by the 
fabrication sequence developed in this work, involved the removal of a section of the 
buried oxide layer of the S I M O X material using time controlled isotropic etching. 
Access to the buried oxide was gained via a window in the silicon top layer formed by 
anisotropic etching. As a result of this lengthy etch, metallisation was unusually 
deposited after diaphragm formation in the penultimate process step. Sealing of the 
cavities with photoresist applied by a specialised spin cycle was finally implemented. 
This work has demonstrated the feasibility of fabricating pressure sensing devices 
using a novel combination of S I M O X material and underetching techniques. 
The processes to be used in sensor fabrication were experimentally characterised and 
optimised for use with S I M O X material. This provided information regarding non-
standard processing techniques used to address issues specific to this work. These are 
not reported in literature and hence the work enabled an effective 'recipe book' for the 
manufacture of S I M O X sensors to be assembled with the identification of specific 
etchants and conditions for each etch step. These were K M n 0 4 , H F , H 2 0 at 25.5 °C 
with mild agitation for S I M O X silicon etching at a vertical rate o f 0.4 ummin' 1 . HF 
and N H 4 F at 30 °C were used for the repeatable, controlled underetching of the 
S I M O X buried silicon dioxide layer with a lateral etch rate of 0.13 umrmn' 1. These 
process steps were then adjusted to improve the yield including the introduction of a 
series of low surface tension rinses. Subsequently, diaphragms were reliably and 
repeatably fabricated with high yields. 
Several benefits over traditional structure device fabrication can be seen for the 
processing technique developed here including; the avoidance of sacrificial layer 
growth, bonding and the need for implanted etch stops. The process is simplified over 
many reported techniques by the single sided approach and the use of reduced mask 
steps which both have time and cost implications. 
Single pressure sensing elements were initially fabricated to demonstrate the 
feasibility of this novel etch technology combined with the silicon-on-insulator 
starting substrates. Multiple pressure sensing matrices were then fabricated for testing 
184 
to confirm the opération and give an indication of the performance of the novel 
sensing structure. The final device structure and results of the performance testing are 
presented in chapter 5. 
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CHAPTER 5: DEVICE RESULTS 
5.0 INTRODUCTION 
5.1 CAPACITIVE PRESSURE SENSORS 
5.1.1 FABRICATION S E Q U E N C E F R O M SIMOX 
5.1.2 ANALYSIS OF FABRICATION D I F F I C U L T E S 
5.1.3 FUNCTIONAL D E V I C E S T R U C T U R E 
5.2 SIMOX CAPACITIVE PRESSURE SENSORS, SINGLE AND A R R A Y 
STRUCTURES 
5.3 O V E R V I E W O F C R I T I C A L SENSOR P E R F O R M A N C E 
P A R A M E T E R S 
5.4 SET UP FOR PRESSURE SENSOR M E A S U R E M E N T 
5.5 C A P A C I T A N C E - V O L T A G E (C-V) ANALYSIS 
5.6 RESULTS OF M E A S U R E M E N T S ON PRESSURE SENSOR 
5.7 ANALYSIS AND DISCUSSION O F RESULTS 
5.7.1 COMPARISON O F P E R F O R M A N C E T O PREDICTIONS 
5.7.2 COMPARISON OF P E R F O R M A N C E T O R E P O R T E D 
PRESSURE SENSORS 
5.8 S U M M A R Y 
5.9 R E F E R E N C E S 
5.0 INTRODUCTION 
Chapter 4 has reported on the development of a suitabie fabrication procedure for the 
novel pressure sensor which has achieved high yield. Chapter 5 concentrâtes on the 
characterisation of the sensors with respect to their performance in a sensing 
application. The change in capacitive output under various applied pressures and 
températures was measured. Although without the aid of any circuitry, parasitic 
capacitance was expected to be high and the equipment had poor resolution for the 
capacitance range, it was hoped to demonstrate at least the potential for high 
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performance from this type of sensor. Before describing the testing procédures and 
results the final, complete and optimum fabrication séquence for the device is given 
followed by micrographs of the single and array structures. In the final part of this 
chapter, the performance measurements made on the S I M O X pressure sensors which 
have been fabricated, are reported and analysed. The criticai sensor parameters 
outlined in section 5.3 are then compared with both the expected performance and that 
of similar pressure sensor types. 
5.1 C A P A C I T I V E PRESSURE SENSORS 
The capacitive pressure sensor fabricated in this project consisted of a matrix o f many 
interconnected single devices. Each device in turn consisted o f a thin diaphragm 
suspended above a cavity. On the application o f a pressure the thin Silicon diaphragm 
deflects, this reduces the dielectric gap between it and the Silicon substrate from di to 
Ú2. A s a result of this the capacitance between the diaphragm and substrate is increased 
from C i to C2. Using this principie, the applied pressure can be directly related to a 
change in output capacitance. This allows the measurement o f an unknown pressure, 
by observation of the output capacitance. 
Figure 5.1 A capacitive pressure sensor 
In order to eliminate the effects o f ambient variations, two such sensors could be 
packaged together. With only one device exposed to variations in pressure, 
1 Q 0 
comparison of the two Outputs (electrical subtraction of one output from the other can 
be easily carried out) allows the élimination of any unwanted common fluctuations. 
The degree of variation in capacitance for a particular pressure can be controlied at 
device manufacture by simply varying either the diaphragm diameter of each 
individuai sensor or the number of units in the matrix. This in turn allows the device 
to be made appropriate for the measurement of différent pressure ranges. For the 
sensors fabricated, the change in capacitance with pressure was small compared to the 
base capacitance of the device at atmospheric pressure - this makes measurement 
difficult and increases the measurement errors. 
A range of alternative suspended structures were also fabricated using the same 
process séquence as the pressure sensor. 
5.1.1 F A B R I C A T I O N S E Q U E N C E F R O M S I M O X 
This séquence, which was developed specifically for the production of these pressure 
sensors during this work, allows simple fabrication of a high performance pressure 
sensor using predominantly standard photolithographic, etch and déposition processes. 
This is achieved by application of the séquence to commercially available S I M O X 
material with a 0.2 um Silicon overlayer on a 0.4 um buried oxide, table 5.1 
summarises the complete fabrication séquence. 
Fabrication step Process détails Equipment 
Mater ia l clean Sulphuric acid / hydrogen 
peroxide 
H F d i p 
Wet bench 
Photolithography of 
S I M O X Silicon 
overlayer 
150 °C, 1 hour dehydration bake 
20 mins. H M D S 
1813 resist application 5000 
rpm, 40 s 
105 °C, 1 min. softbake 
18 s exposure 
1.5 mins. develop 
Oven 
Spinner 
Hotplate 
Cobilt mask aligner 
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150 ce developer / 100 ce water 
120 °C, 20mins. hardbake Hotplate 
Silicon etching 
of SIMOX overlayer 
0.6 g K M n 0 4 / 20 ce HF / 
280 ce H 2 0 
25.5 °C, etch time = 50 s 
Wct bench and hotplate 
Step measurement 4 sites measured to ensure B O X 
exposed 
Tencor alpha step 
Resist strip Acétone / IPA / DI vveir 
plasma ash 
Solvent bench 
Plasmaprep 
Time controlled 
silicon dioxide 
underetching 
of buried laver 
60 ml H F / 420 ml N H 4 F 
30 °C, etch time = 50 mins. 
Température bath 
P T F E sample basket 
Anti-stiction rinses 
to release 
microstructure from 
substrate 
IPA / acétone / chloroform 
30 mins. in each in pre-warmed 
beaker 
Solvent bench 
Undercut 
measurement 
4 sites across sample and 
estimate yield 
Calibrated microscope 
System 
Métal déposition In sample holder Magnetron 
Photolithography of 
aluminium layer 
150 °C, 1 hour dehydration bake 
20 mins. H M D S 
1813 resist application 
5000 rpm, 40 s 
105 °C, 1 min. softbake 
16 s exposure 
1.5 mins. develop 
150 ce developer / 100 ce water 
120 °C, 20 mins. hardbake 
Oven 
Spinner 
Hotplate 
Cobilt mask aligner 
Hotplate 
Métal etching Aluminium etchant 
50 °C, etch time = 4 mins 
Wet bench and hotplate 
Resist strip Acctone / IPA / DI weir 
plasma ash 
Solvent bench 
Sintering Forming gas Anneal furnace 
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410 °C. time = 30 min 
Photolithography to 150 °C, 1 hour dehydration bake Oven 
seal 20 mins. H M D S 
diaphragm 1813 resist application Spinner 
500 rpm dynamic dispense 
500 rpm, 2 s 
8000 rpm 30 s 
105 °C, 1 min. softbake Hotplate 
15 s exposure Cobilt mask aligner 
1.5 mins. develop 
150 ce developer / 100 ce water 
120 °C, 20 mins. hardbake Hotplate 
F ina l inspection Confirm yield and quality Optical microscope / S E M 
across sample 
Packaging Mount in DIL package Wire bonder 
gold ball bonding 
Table 5.1 S I M O X pressure sensor fabrication process 
Each of thèse process steps was adapted for the spécifie requirements of both the 
S I M O X starting material and résultant micropressure sensor dimensions. Fundamental 
to the fabrication was the repeatable and controllable vertical dimensions determined 
by the S I M O X starting material combined with repeatable, wcll defined underetching 
of the buried silicon dioxide layer. 
A photo-sequence of a pressure sensor during fabrication is provided in Figure 5.2, 
the left hand séquence shows the fabrication steps schematically, while the right 
séquence shows corresponding micrographs of the sensor. The basic process steps of 
(i) silicon etch, (ii) buried oxide isotropic etch, (iii) metallisation and (iv) packaging 
are shown. 
193 
I Sil icon 
I I Silicon Dioxide 
I Photoresist 
I Aluminium 
Figure 5.2 Fabrication of a pressure sensor 
5.1.2 A N A L Y S I S O F F A B R I C A T I O N D I F F I C U L T I E S 
Three primary difficulties were experienced during device fabrication - these were 
observed at the early stages of the sensor development and steps to overcome them, 
were implemented where possible. These difficulties have been discussed in more 
length in chapter 4. 
• Subsequent to underetching, cracks were seen emanating from the corners of the 
square etch windows which ultimately resulted in diaphragm collapse. The window 
design was adapted to a circular opening which overcame this. 
• Stiction occurred between the diaphragm and substrate which again resulted in 
complete diaphragm failure. A sequence o f low surface tension rinses was 
implemented into the fabrication process, post underetch, which virtually 
eliminated this problem. 
• Surface staining occurred on the sample surface following the buffered hydrogen 
fluoride step possibly due to suboxides [1], E D X and R A M A N spectroscopy were 
used to analyse these stains, but no differences from the traces on non-stained 
samples was observed. Since the occurrence of stains did not significantly affect 
device yield further analysis or elimination were not attempted. 
5.1.3 F U N C T I O N A L D E V I C E S T R U C T U R E 
The final device structure, shown in figure 5.3, is optimised for both fabrication and 
operation, incorporating a circular diaphragm. This diaphragm is approximately 
17 urn in diameter of which 3 or 5 urn is an opening in the silicon layer sealed with a 
photoresist plug, the remainder is undercut, suspended silicon (dimensionally 
controlled by the HF etch time). The thickness of this monocrystalline silicon 
diaphragm is 0.2 urn. The height of the dielectric gap between this diaphragm and the 
substrate is 0.4 urn. Each diaphragm is surrounded by a ring of metal which ultimately 
connects with the metal bond pad 100 um by 3328 um in size, which allows external 
electrical connection. 
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Photoresist 'plug 1 
Silicon 
Buried oxide 
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Figure 5.3 Schematic of a single pressure sensing structure 
The entire matrix consists of 2500 individual devices and is surrounded by an isolation 
trench. Some of the benefits of an array design are an increase in fabrication yield, 
since some non-functional individual devices can be afforded in a functional array 
sensor, and increased reproducibility of sensor output characteristics [2]. The complete 
device occupies an area of silicon 3716 um by 3394 um. This size is 
1 Q 6 
competitively small (with respect to comparable sensors described in the literature 
[3]) particularly considcring the number of functional elements. This is afforded by 
the layering of the S I M O X material allowing underetching to form diaphragms with 
no additional layer deposition or áreas of doping. The diaphragm yield, expressed as a 
percentage of the total number of diaphragms reflects the low amount of diaphragm 
breakage. On the two samples assessed for yield, using the optical microscope, 
diaphragms formcd from 3 um windows gave yields of 99.8 and 100 %. Diaphragms 
etched from the largcr 5 um windows showed slightly reduced yields of 99.6 and 99.8 
%. These yields are very high, however, it has not taken account of undefined silicon 
windows sincc this is not a measure of the process reliability but of the standard of 
photolithography equipment and facilities. The yield in terms of packaged devices 
which were functional was 83.0 %. Some devices were rejected prior to packaging as 
a result of poor metallisation which was not suitable for gold ball bonding, these were 
easily reworked to produce fully functioning devices. 
5.2 S I M O X P R E S S U R E S E N S O R S , S I N G L E A N D A R R A Y S T R U C T U R E S 
The schematic in figure 5.3 clarifies the simple structure o f the capacitive diaphragm 
pressure sensor. Figure 5.4(a) is an optical micrograph of a single novel diaphragm 
structure fabricatcd from S I M O X in this work. This consists o f a small plugged 
silicon window with an underetched cavity surrounded by metal which connects to a 
probe pad. The undcrcut cavity can be seen as the green área in the micrograph. In this 
case the green/grey boundary, which defines the perimeter o f the cavity is sharp, 
suggesting a steep wall, and is equidistant around the central etch window 
dcmonstrating that time controlled underetching is capable of producing uniform 
circular diaphragms. The photoresist plug can be seen in the centre of the diaphragm. 
Figure 5.4(b) shows a S E M micrograph of a similar structure beforc metallisation and 
plugging presented in figure 5.4(c), the cavity área is again easily identifiable - in this 
case as the darker grey región. This micrograph also demonstrates the even nature of 
the underetching, due to the highly repeatable isotropy displayed by the selected 
etchant. This allows the formation of a highly symmetric diaphragm which results in 
good repeatability in the pressure sensor characteristics from device to device. 
197 
Plug 
Underetched 
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Figure 5.4(a) Optical micrograph of a Single, plugged pressure sensing structure 
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Figure 5.4(b) S E M micrograph of a single, unplugged pressure sensing structure 
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Figure 5.4(c) S E M micrographs of the diaphragm région of the device 
Following the successful fabrication of individuai sensing diaphragm structures using 
this novel technology, a functional matrix of diaphragm structures was desîgned and 
fabricated to form the full SIMOX capacitive pressure sensor, capable o f measurable 
output. This device consists of a matrix of 2500 diaphragms suspended above 2500 
cavities - formed by underetching a région of the buried silicon dioxide layer via 2500 
Windows etched into the top silicon layer. Around each diaphragm is a metallised ring 
which contact a metal track to interconnect 50 individuai diaphragms. Each of thèse 
metal tracks subsequently links to a large metal bond pad running up the side of the 
chip. Each of the diaphragms is sealed with a photoresist plug. Around the perimeter 
of the entire matrix and bond pad, an isolation trench has been incorporated into the 
design in order to minimise parasitic capacitances. The undercut distance was 
observed to be highly consistent across the matrix resulting in well controlied 
diaphragm définition. This can be expected to resuit in identical reaction to pressure 
from each of the individuai structures incorporated in the matrix. In the same way a 
high degree of repeatability of manufacture and performance would be expected from 
each subséquent matrix of devices. Figure 5.5 shows a S E M micrograph of a section 
of an array of unplugged, unmetallised structures fabricated in this work using the 
developed process séquence. Figure 5.6 is a scanning electron micrograph of a section 
of an array of plugged structures, with the sample held at a tilt to highlight the plugs. 
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Figure 5.5 S E M micrograph of an array of unplugged diaphragm structures 
Figure 5.6 S E M micrograph of an array ofplugged diaphragm structures 
Several sensor devices were made from S I M O X by the process developed in this 
work. A summary of thèse devices in terms of extent of fabrication, output and 
functionality is given in table 5.2. 
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Device Etch window 
size / pm 
Undercut / um C 0 / p F 
@ 3 0 ° C 
Plugged Functionality 
ZI 7.0 2.0 - N o Not tested 
SM33 5.5 1.5 423.0 " Yes O K 
SM35 9.0 4.0 427.0 Yes O K 
Z4 2.0 7.0 148.5 N o O K 
Z5 4.0 7.0 137.0 N o O K 
Z6 2.0 7.0 315.0 Yes O K 
ZI 2.0 4.0 120.0 Yes O K 
Z8 8.0 5.0 28.8 Yes Not 
functioning 
Z9 4.0 7.0 359.2 Yes O K 
ZIO 3.0 Not underetchec 163.5 - O K 
z u 5.0 Not underetchec 3.2 Not 
functioning 
Table 5.2: Summary of fabricated devices 
5.3 O V E R V I E W OF CRITICAL SENSOR P E R F O R M A N C E 
P A R A M E T E R S 
Although the parameters which affect sensor performance vvill dépend on the 
particuiar mechanisms used for sensing, it is possible to indicate which parameters 
have the largest impact on the opération of sensing devices in gênerai. Table 5.3 
below lists several such characteristics, their relevance to our SÏMOX capacitive 
pressure sensor, an indication of their optimum value and usual units of measurement. 
Characteristic Description for pressure 
sensor 
Ideal value Unit 
Sensitivity Change in capacitance for 
an applied pressure 
High and 
constant 
pFmmHg" 1 
Non-Iinearity Capacitance not 
proportional to pressure 
Zero % FSO 
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End point non-linearity Capacitance not 
proportional to pressure 
Zero % FSO 
Working range Maximum minus 
minimum capacitance 
Infinite pF 
Hystérésis Systematic error in 
capacitive - pressure 
characteristic 
Zero % FSO 
Temperature coefficient 
of offset 
Variation in base 
capacitance due to 
temperature 
L o w % F S O ° C 
or ppm°C"' 
Non-linearity of 
temperature sensitivity 
Capacitance not 
proportional to 
temperature 
Zero % F S O 
Hystérésis of 
temperature sensitivity 
Systematic error in 
capacitive - temperature 
curve 
Zero % F S O 
Temperature coefficient 
of sensitivity 
Variation in capacitance at 
applied pressure due to 
temperature 
L o w and 
constant over 
pressure range 
% FSO°C ' 
or ppnVC"1 
Repeatability Change in output under 
repeated application of 
idehtical conditions 
Zero % FSO 
Stability Change in output under 
continued application of 
identical conditions 
Zero % F S O 
Long term stability Change in output under 
continued application of 
identical conditions over a 
long time period 
Zero % FSOhouf 1 
Response time Time to reach either final 
value or 90 % final vaiue 
Zero -
instantaneous 
response 
Seconds 
Full scale reading Calibrated maximum 
output 
Large pF 
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Resolution Abili ty to measure small 
pressures 
Infinite mmHg or Pa 
Sensitivity drift Variation in the 
capacitance /pressure 
relationship with time 
Zero p F m m H g ' 
hour"1 
Baseline drift Variation in the 
capacitance at no applied 
pressure with time 
Zero pFhour'1 
Ageing Change in Output due to 
mechanical Variation with 
time 
Zero pFhour"1 
Interférence Output affected by 
external conditions 
Zero PF 
Noise Output contains unwanted 
random signal 
Zero pF 
Table 5.3: Criticai sensor parameters 
Many of the criticai parameters of sensors are defined as a percentage of the full scale 
output. The full-scale output (FSO) is the différence between the maximum and 
minimum output values. Full scale (FS) is the upper limit of the sensor output in the 
measurement range [4], However, for some values, which nave been quoted in the 
literature as a percentage of full scale output, such as temperature coefficients, the 
définition used for full scale output appears inconsistent. In some cases although the 
unit of measurement is given as % FSO, if calculation is used to determine the 
temperature coefficient from data given in a paper, the value quoted appears to nave 
been derived by % FS not % FSO. In some cases, this makes comparison of the 
S I M O X sensor to other reported devices difficult. 
5.4 S E T U P F O R P R E S S U R E S E N S O R M E A S U R E M E N T 
The performance of pressure sensors fabricated from S I M O X material was evaluated 
under conditions of applied pressure. The sensor was mounted in a 28 pin DIL 
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package and then placed in vacuum tubing acting as a pressure chamber. This 
Chamber was connected directly to a nitrogen gas cyiinder, which was used to appìy 
the pressure. The temperature of the sensor was controlied by placing the Chamber in 
a temperature controlied water bath. The minimum temperature setting for 
pressure/capacitance tests was 28 ± 0.5 °C, chosen as slightly above the ambient of the 
environment and so could be controllably reproduced (the water bath had no cooling 
ability), this is higher temperature than the temperature generally stated in literature. 
The maximum temperature which the chamber was raised to was 50.4 °C. A 
thermocouple placed inside the chamber provided an accurate assessment of the 
temperature of the sensor. A manometer was positioned between the cyiinder and 
chamber in order to measure the pressure applied by the gas. The chamber also 
allowed feedthrough connections to be made from the sensor diaphragm and substrate 
to a Hewlett Packard 4192 L F impédance analyser. The pressure testing system is 
shown schematically in figure 5.7. 
Pressure chamber 
,— Sensor 
i i 
Impedence 
Analyser 
Mercury 
Manometer Nitrogen 
Figure 5.7 Experimental arrangement for pressure sensor measurements 
Measurements o f the changes in capacitance due to applied pressure were taken over a 
pressure range of 0 - 500 mmHg. The pressure range for testing, was appropriate for 
the intended medicai applications [5], but was limited by the measuring equipment, in 
particular the manometer, rather than by the sensor itself. In préparation for making 
measurements, the system was checked for leaks, the analyser 'warmed up' and 
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calibrateci and manometer levelled. The impédance analyser calibration séquence 
consisted of an equipment self test and a step to zero the parasitic capacitance 
resulting from leads etc. The gas pressure was set to an approximate value using the 
cylinder dial, the valve was then opened to allow the gas to penetrate the Chamber. 
The pressure in the Chamber due to the gas was read from the différence in mercury 
level on either side of the manometer, with an estimated error of ± 0.5 mmHg. The 
estimated error in capacitance was ± 0.05 pF, where the capacitance is used to 
interpret an applied pressure this would relate to an approximate error in the 
calculated applied pressure of ±18.5 mmHg. The capacitive output was displayed on 
the analyser with the options of data printing or direct saving to disk. Readings of 
capacitance versus time were taken at various pressures. The pressure was increased 
or decreased in sequential order and the Chamber was not vented between successive 
applications of pressures. For some of the samples tested the temperature sensitivity 
of the devices was also examined. The smallest measurable change in capacitance in 
the test set up used was 0.1 pF which relates to a pressure resolution o f 37 mmHg and 
was largely due to the condition that the change in capacitance was measured on top 
of a large base capacitance, hence it results from the test method rather than the sensor 
performance. As discussed elsewhere this problem could be rectified in a number of 
ways to improve the pressure resolution achievable. For example a M O S switched 
capacitor readout amplifier circuit has been designed [6] which is particularly suitable 
for capacitive pressure sensor arrays and can detect capacitance changes of less then 
50 fF, while remaining insensitive to temperature variations and stray input 
capacitance. 
5.5 C A P A C I T A N C E - V O L T A G E (C-V) A N A L Y S I S 
C - V analysis of the S I M O X capacitive sensing structures was carried out using a 
4192A L F impédance analyser. This allows an insight into device performance under 
test signais similar to those which would be experienced in actual opération, whilst 
permitting adjustment of various complimentary parameters. For the majority of the 
measurements conducted on the S I M O X pressure sensor the impédance analyser was 
simply used as a tool for measuring the change in capacitance of the diaphragm 
structure under applied pressure. A n introduction to the measurement technique is 
given below in addition to an overview of the more common C - V profiling mode of 
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operation, its application to SOI and interpretation of C - V plots. High resolution 
measurements can be gained in average mode which conducts one measurement per 
second, alternatively high speed measurements can be performed at 10 measurements 
per second. The parameter ranges for this equipment are given below: 
(i) Frequency 5 Hz - 13 M H z with 1 mHz maximum resolution 
(ii) Oscillation 5 m V - 1.1 V rms with 1 m V maximum resolution 
(iii) Dc bias V ± 35 V in 10 m V increments 
dc bias and frequency can be swept manually in either direction. 
Many of the adjustable parameters can also be swept in steps through a specified 
range or used at a single value. The apparatus was always allowed a 30 minute warm 
up prior to use and was housed in an environment which was controlled 23 ± 5 °C and 
< 9 5 % humidity at 40 °C. 
The equipment initially performs a self test in which six basic functionality tests are 
conducted and the results displayed as a pass or fail. The accuracy, i.e. number of 
digits obtainable in a measurement, is dependent upon the oscillation level, 
measurement frequency and test frequency. A standard is retained for the production 
of deviation and zero offset conducted to null the effect of test structures with regard 
residual impedance and stray admittance (this offset adjustment was measured at the 
frequency to be used in analysis). 
The analyser operates by applying an oscillating signal to the device under test, 
having split the signal by a power splitter. The input signal at one of the arms of the 
splitter is then compared to the output signal of the device to deduce the effect that the 
device has had on the signal. Full control o f the apparatus was obtained via an 
external computer. For capacitance measurements the range is from 0.0001 pF to 
100 mF with a maximum resolution of 0.1 fF. The equipment wil l auto range, 
changing at 200 % FS and 18 % FS or this can be carried out manually. There wil l 
generally be a difference in the capacitance measurements taken in parallel and series 
modes. This is related to the loss factor of the device under test, which is dependent 
on the series resistance and conductance. 
The impedance analyser uses a four terminal pair configuration for connection to the 
device under test. This arrangement allows high accuracy measurement particularly at 
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high frequency. The four terminais are high current and potential and low impédance 
and potential. The current terminais allow the measurement signal to flow through the 
sample and the potential allow detection of the voltage drop across the sample. This 
system requires the use of a special test fixture which allows the magnetic fields of the 
leads to be cancelled, reducing errqrs due to inductance between leads and minimising 
any stray capacitances, as shown in diagram 5.8. However, the four terminal pair must 
be converted to two terminal near to the sample and stray capacitances appear at this 
point as the sample is connected to the test fixture. These errors cannot be corrected 
by zero offset adjustment as this is specific to the device under test. 
where 
C = capacitance 
L = impédance 
R = résistance 
Figure 5.8 The parasitic effects when Connecting device under test to test fixture 
(taken from 4192A L F Impédance analyser opé ra t ion and service manual) 
Capacitive voltage testing is the most frequently used method of electrical 
characterisation. It allows accurate, fast and non-destructive asscssment of a 
semiconductor material quality. C - V analysis gives a measure of the electrically 
active net impurity concentration, oxide and interface characteristics and deep 
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impurity levels can also be studied. Further analysis and/or equipment can be added to 
the basic C - V set up to allow détermination o f other parameters such as work function 
and oxide charge. C - V testing is carried out by the application of a de electric field. 
typically between the silicon substrate and a contact made on silicon dioxide. A région 
which is depleted of carriers is then formed. The differential capacitance of the silicon 
space charge région is then measured by superimposing a small ac voltage on the de 
bias. B y application of the expression for a parallel piate capacitor, the capacitance of 
the depletion région can be approximately determined and its width and dopant level 
deduced. The depletion région can extend laterally well beyond the électrode, 
effectively increasing the junction area [7], this can result in significant errors. 
Analysis results in a C - V curve which can be assessed by comparison with an ideal 
curve, such as that shown in figure 5.9 for a p-type semiconductor. Such a curve is 
obtained if: 
(i) The insulator behaves like a vacuum but with a différent dielectric constant. 
(ii) The différence in work function between the two capacitor plates is zero. 
(iii) No surface charge exists. 
(iv) The boundary of the depletion région is sharp and there is no leakage. 
Accumulation Depletion Inversion 
> < > 4 
C 
03 
Low frequency 
High frequency 
V = 0 Voltage 
Figure 5.9 Ideal C V curve for p-type silicon 
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The ideal curve for a p-type semiconductor can be divided into several regions. Where 
V < 0 the material is in accumulation i.e. there is an accumulation o f majority carriers 
at the surface because the majority carriers are attracted to the interface by the gate 
voltage. A thin highly concentrated charge layer is formed which acts as a capacitor 
plate, the resultant capacitance is then dependent on the geometry and thickness of the 
insulator, in accumulation, the depletion depth is zero. 
When the applied D C voltage, V is zero, the energy bands are flat out to the surface, 
this is known as flat band condition. 
Where V > 0, majority carriers are repelled from the surface leaving ionised 
impurities uncompensated. Tn this region the capacitance changes rapidly with 
voltage, charges in the semiconductor material are repelled by the gate bias voltage 
creating a depletion region under the gate. This acts as an insulator separating the 
effective capacitor plates of the gate metal and substrate. Analysis of the curve in this 
region can yield the doping concentration and depth into the semiconductor. Heavy 
doping can be recognised by a gradual depletion slope, while light doping gives a 
steep slope. Val id doping profiles can only be deduced when the device is in 
depletion. Where V has a sufficiently large positive value, the density of minority 
carriers at the surface can become greater than that of majority carriers in the bulk. 
This situation is called inversion and the decreasing capacitance during depletion is 
limited by the onset of this condition. Inversion occurs as the voltage across the 
semiconductor becomes sufficient to attract minority carriers away from the 
semiconductor, toward the interface. This results in an inversion layer at the interface 
which incorporates more minority than majority carriers, therefore at the surface, the 
conductivity type is inverted, for example from p-type to n-type. The capacitance due 
to inversion is dependant on the area of the gate and is effectively the capacitance of 
two plates separated by the oxide layer. The important difference between this and 
accumulation is that the charges responsible for the capacitance are the slow moving 
minority carriers. The conditions of accumulation, depletion and inversion, described 
above, correspond to the structure situations shown in figure 5.10 
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(i) Accumulation 
Silicon dioxide 
insulation 
p-type 
Top électrode 
Accumulation layer 
(ii) Depletion 
Depletion 
région 
(iii) Inversion 
| - Inversion layer 
o f minority 
carriers 
Figure 5.10 The C-V phases w ithin the structure 
In addition to the bulk Silicon charge which dépends on the device bias, the total 
capacitance is also due to fixed oxide, mobile ionie, oxide trapped and interface 
trapped charges. If loss mechanisms are neglected, expérimental curves can be 
compared to the ideal curve to ascertain material properties. If (referring back to the 
conditions for an ideal curve) (ii) is not the case, the curve wi l l be shifted along the V 
axis, by the différence in work fonction between the contact and semiconductor, but 
without distortion. If (iii) is not the case, there is an additional translation along the V 
axis, which is a measure o f charge in the surface states. 
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If interface states are présent which are de but not ac dependant the C - V curve wi l l be 
distorted and displaced along the V axis, however, the ratio of minimum to maximum 
capacitance wi l l remain unchanged. If de and ac dépendent interface states are présent 
the curve wil l be distorted and displaced and the ratio of capacitance changed, 
depending on the energy and spatial distribution of the interface states. If the curve is 
shifted (due to any of these effeets), to the left compared to the ideal curve, the 
interface charge is positive and donor states are présent, a shift to the right indicates 
that acceptor states are présent. High frequency C - V curves are not Symmetrie in 
shape and their curvature is related to the conductivity type in the surface space 
charge région, the slope is negative for p-type materials such as the S I M O X material 
employed for sensor fabrication. 
The limitations of C - V characterisation are that only surface potential i.e. charge in 
the space charge région can be measured. The séries combination of the 
semiconductor and insulator capacitance is limited by the fact that the latter allows 
only partial examination of the semiconductor capacitance. If the semiconductor 
capacitance is much larger than the insulator capacitance it can no longer be 
measured, restricting the région of forbidden gap which can be examined. The 
inversion layer capacitance displays a dependence on the bias and frequency which is 
complex due to several minority carrier transfer processes, therefore the inversion 
région of an expérimental C - V curve may not vary from the ideal simply due to 
surface states. Non-uniform spatial distribution of surface states can lead to curve 
ambiguity in comparison of experiment with theory, the oxide capacitance and doping 
of space charge région must be accurately known, since these form a référence point 
for calculations. Furthermore, the maximum depth of C - V analysis is limited by the 
onset of avalanche breakdown. For Silicon the maximum sustainable field is 
~ 4 x IO3 V c m ' 1 i.e. 2 x IO 1 2 charge cm' 2 in the depletion région. 
In some cases a dip occurs in the high frequency C - V curve at the onset of inversion, 
giving the false impression of a decrease in depletion width. A common cause of this 
is insufiìciently high frequency. High and low frequency curves should saturate at the 
same capacitance in accumulation. If this is not the case, this indicates the présence of 
a séries impédance which could be duc to cables and probes, high resistivity 
substrates, bad backside contact or parasitic p-n junctions. Random noise may cause 
the two curves to overlap, this is an indication of low resolution. Low frequency 
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curves should be fiat with no peaks or tilts. If this is not the case oxide leakage maybe 
occurring. Less commonly, broad peaks may be due to mobile ionie charge drift and 
narrow peaks due to a permanent inversion layer. 
C - V analysis can provide much information about the buried oxide properties in SOI 
material, however, the interprétation of C - V data is difficult on SOI due to the number 
of interfaces, thin closely spaced films, large parasitics and séries résistances [8]. 
Metal fayers can be deposited on the top Silicon surface to reduce the séries résistance 
of the contact. Using the B O X as capacitor dielectric M O S C - V analysis has been, 
extended to model SOI as two silicon/silicon dioxide interfaces, giving the ability to 
ascertain parameters such as doping concentration, oxide thickness, interface trap and 
oxygen charge density for each interface by fitting the output to a theoretical curve. 
The minority carrier generation lifetime gives a good indication of the material 
quality. Assuming neither minority carriers or interface traps contribute to the 
measured capacitance, the SOI capacitance (C T ) can be represented by the équation 
below: 
C C C C 
T ^ Bulk Si ^Ox ^ 
+ ± + (5.0 
TopSi 
Interface traps are defects or impurities, resulting from processing or damage, which 
are located around the interface. They can be charged and discharged which means 
that they act as small additions to the device capacitance. However, traps may respond 
slowly to changes in gate voltage therefore they can be evident in the low frequency 
curve but not the high frequency. With the substrate grounded, a positive bias has 
been shown to deplete the epi-oxide interface, and a negative bias depletes the 
substrate-oxide. Results nave demonstrated that higher temperature anneals cause a 
réduction in the density of fixed oxide charge and interface traps at both interfaces but 
the density of fixed oxide charge at the top s i l icon/BOX interface is much larger than 
the interface trap density or density of fixed oxide charge at the substrate/BOX 
interface. A definite dependency of the defect density at the top s i l icon/BOX interface 
on processing history, in material which was initially identical, has also been revealed 
(the substrate/BOX interface is thought to be less sensitive to processing) [9]. The SOI 
C V profile displays a strong dependence on the total Silicon thickness. The origin of 
traps has been attributed to the introduction of metal impurities during oxygen 
implantation [10], which interact with defects at the top silicon/BOX interface. Due to 
the positive charge in the BOX, lightly doped p-type substrates are easily inverted and 
charge can diffuse to adjacent areas under the pad causing the substrate capacitance to 
change. This explains a 'dip' typically seen in SOI C-V profiles [11]. 
I-V has also been used for the évaluation of SOI, this gives information on mobility, 
threshold voltage, sub-threshold swing and leakage current from the front and back 
interfaces [8]. Point contact I-V measurement on single implant SIMOX has revealed 
self-healing behaviour, which was considered to be due to the présence of silicon 
Clusters which explosively evaporate to fili weak spots in the oxide. This could occur 
many times within a test and is evidenced by a séries of voltage jumps in the 
characteristics. Some single implant material has shown low oxide reliability with 
parameters indicative of connection paths through the oxide [12]. 
In the current work, prior to any pressure sensitivity measurements, the C-V 
characteristics of a typical SIMOX sensor with no applied pressure were first studied 
and optimised. The typical capacitive output of a sensor through a voltage sweep (-
10 V to +10 V) under conditions of no applied pressure is shown in figure 5.11. 
-10 -5 0 5 
Bias / V 
Figure 5.11 A typical SIMOX sensor C-V curve 
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Several points were apparent frani curves taken during the C - V measurements: 
(i) A t the boundary between the inversion and depletion sections of the curve, 
there is a dip. This may be due to either insufficiently high frequency or 
changes in the substrate capacitance due to charge diffusion which can occur 
in SOI material. The former could be the cause since a larger dip was seen in 
characteristics measured at a lower frequency. 
(ii) The slope of the depletion région is steep - this was expected as it indicates 
low levels of doping, which was the case for the material used to fabricate the 
sensors. 
(iii) The accumulation région of the graph has a tilt to it, this indicates that some 
oxide leakage maybe ocurring, i.e. current is passing through the oxide layer 
between substrate and top silicon layers. This was less évident on 
measurements made on early fabrications of single structures, which may 
indicate that the différences in processing carried out for the array, particularly 
the application and sintering of metal, initiate some degree of oxide 
breakdown. Alternatively the material used for the early structures was from a 
différent supply batch of S I M O X and may have differed in initial buried oxide 
quality. 
(iv) The C - V characteristics measured, for the same device, at différent frequencies 
displayed a différence in the value of maximum capacitance. Although the 
measurements made in this work would not be considered as high and low 
frequency curves, this small offset may indicate the présence of a différence in 
the value of oxide capacitance between the true high and low frequency 
curves. When thèse différences occur they can be accounted for in several 
ways. There may be a séries impédance, caused for example by the cables, 
contacts or a parasitic junction. Traps maybe présent in the material which wi l l 
only be évident at low frequency while in the high frequency test, the 
frequency may be so large that there is not sufficient time for the minority 
charge carriers to react. 
(v) The expérimental curve, when compared to an ideal curve, is shifted slightly 
along the voltage axis, this can also signify several différent factors. The two 
capacitance plates may have a différent work function, or surface charge may 
exist, or there may be interface States présent, The later is only de dependant 
and if, as in this case, the offset is to the left, this indicates that thèse charges 
are positive. 
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Following offset adjustment, measurements of the sensor capacitance under applied 
pressure were conducted at a bias of 0 V . A series of experiments were carried out to 
determine the parameter set producing a curve of the form closest to the ideal C - V 
output. The impédance analyser was then set up accordingly with an oscillation 
(frequency) period of 30 ms and measurement frequency of 100 kHz. Measurements 
were carried out with the instrument in averaging mode to ensure the highest 
measurement resolution, accuracy and repeatability. In this mode the final capacitance 
value is the average of seven seperate measurements. 
In separate experiments, the analyser was set up to measure capacitance under 
conditions of fixed bias while stepping in time. The time was correlated to the 
application and reléase of pressure, or variations in temperature, depending on the 
sensor characteristic being monitored. 
5.6 RESULTS O F PRESSURE TESTING O F SIMOX SENSOR 
Prior to sealing of the S I M O X sensor access holes, some very simple capacitance tests 
were carried out to confirm sensor opération. In thèse tests deflection of the sensor 
diaphragms was attempted using a jet of nitrogen gas supplied through a fine nozzle. 
A n unsealed pressure sensor was mounted on the chuclc of the HP 4145 and C - V 
curves taken with and without the stream of nitrogen applied to the device. The 
application of nitrogen was initiated at a bias of 3 V (scanning in voltage from 
positive to negative). The results are shown in figures 5.12 and 5.13 and show that a 
sudden change in capacitance occurred at 3 V , when the nitrogen stream was applied 
to the device. As a control an unetched S I M O X sample was subjected to the same test 
to confirm that the observed capacitance change was not due to an effect other than 
diaphragm deflection, such as nitrogen cooling or movement o f probes due to the gas 
stream, no significant change in capacitance was observed for this control. 
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Figure 5.12 Application of nitrogen to a single unsealed pressure sensor 
i i i i 
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Figure 5.13 The same unsealed single pressure sensor without the application of 
nitrogen 
Following these simple tests, the set-up described in figure 5.7 was arranged. It was 
confirmed that the system suffered no significant pressure leakage by measuring its 
ability to hold a pressure overnight. With the sample outside the chamber the effect of 
the test equipment on the base capacitance was assessed. With just the package and 
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immediate wiring attached as in figure 5.14, the output capacitance was 3.16 pF, with 
just the feed through piate and immediate wires as in figure 5.15, the capacitance was 
2.14 pF. In combination along with the surrounding chamber as in the full test set up, 
the capacitance was 3.24 pF. A sealed de vice was then initially tested in the pressure 
chamber and a change of capacitance due to the application of pressure was 
confirmed. This was followed by testing of the ability of the device to hold a 
deflection for an extended period of time, i.e. assessment of the quality of the 
diaphragm sealing method. 
Test 
Fixture 
D I L 
package 
Figure 5.14 Sensor and immediate wires only 
Test Vacuum feedthrough 
Fixture I 
Figure 5.15 Feed through piate and immediate wires only 
A sensor was mounted in the chamber and a pressure applied which resulted in an 
immediate rise in capacitance of 0.5 pF. The system was left in this state overnight. 
During this test the chamber temperature was not held at a stable value therefore there 
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was fluctuation in the output capacitance value due to variations in room temperature. 
After 15 hours, the chamber was vented, there was an immediate drop in capacitance 
of 0.4 pF. The small différence of 0.1 pF between the two values is within 
expérimental errors for the capacitance measurement. The results are presented in 
figure 5.16 in which the time axis is not to scale. The increase in capacitance as 
pressure was initially applied occurred over a period of 75 seconds, by comparison the 
dotted line over which period the sensor retained its response represents approximately 
15 hours. The results of thèse investigations confirmed that the polymer diaphragm 
seals were functioning properly and not leaking. Therefore the diaphragms had been 
successfully designed and fabricated and allowed the sensor to retain a reaction to 
pressure. Following successali démonstration of the SIMOX sensor opération, a range 
of further characterisation measurements were carried out, these are described in the 
following pages. 
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Figure 5.16 Release of pressure after holding chamber pressurised overnight 
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The most fundamental operational parameter for sensors in general is sensitivity. This 
indicates the size of the output measurement signal in response to the applied 
parameter to be measured. It therefore determines what circuitry is required and the 
limits for measurement. In the case of the S I M O X pressure sensor, sensitivity is 
interpreted as the change in output capacitance per unit change in applied pressure. 
The output o f a capacitive pressure sensor is inherently non-linear for pressure versus 
capacitance, due to the relationship between capacitance (C) and diaphragm deflection 
(w) given in equation 5.2. 
C o c - (5.2) 
In general for this type of sensor the pressure-capacitance characteristic is of the form 
shown in figure 5.17 
Figure 5.17 A 'typical' pressure-capacitance characteristic 
In the case of the S I M O X pressure sensor fabricated in this work, the pressure-
capacitance characteristic was typically found to differ from this 'ideal' case as shown 
in the plot in figure 5.18. 
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Figure 5.18 The pressure-capacitance characteristic of a typical sensor 
fabricated from SIMOX 
There are several points to note about the plot in figure 5.18. Initially the capacitance 
tends to rise in the ' idéal ' manner as would be expected. At an applied pressure o f 
~ 22 cmHg, the gradient o f the characteristic changes, displaying a réduction in the 
sensitivity. Each of the devices tested exhibited a similar shape characteristic and in 
each case the change in gradient was seen at approximately the same applied pressure. 
For some devices, as shown in figure 5.18, there is an intermediate région, Connecting 
thèse two distinct sections of the curve. In this intermediate région a sudden rise in 
capacitance is observed, however, this was not obvious on ail the characteristics, 
possibly due the séparation of the data points. The mean device sensitivity for ail o f 
the sealed devices which were fabricated was determined as 0.0027 pFmmHg"1 and the 
maximum sensitivity observed was 0.0058 pFmrnHg"1. 
There are several explanations for the (non-ideai' shape of the characteristic: 
9 ? N 
It has been shown [5] that the gradient o f a sensor characteristic can be 
dramaticaliy reduced by gas (air) trapped inside the cavity during the sealing 
process. The relationship which détermines the force (F) operating against the 
pressure applied to the diaphragm due to the trapped gas is dépendent on the 
volume (V) of the gas as described by équation 5.3. 
F * - (5.3) 
As the diaphragm deflects, the volume of the gas is reduced and therefore its 
opposing force is increased. Since the relationship in (5.3) is inversely 
proportional it could be expected that rather than this effect being présent 
throughout the pressure-capacitance curve, it only becomes obvious at high 
applied pressures where a small change in volume relates to a large increase in 
the opposing force. This would resuit in a smaller deflection and therefore a 
smaller capacitance change than expected for a particular applied pressure 
which could account for the reduced sensitivity seen in the characteristic in 
figure 5.18. 
A second effect which affects the shape of the pressure-capacitance curve is 
contact of the diaphragm with the substrate under the action o f the applied 
pressure. The gradient of the curve has been shown to reduce [2] at the 
pressure which induces substrate contact and in one case [13], this contact is 
used to determine the onset of the measurement range to utilise the increase in 
linearity which results. In the case of the S I M O X pressure sensor, calculation 
(see chapter 3) suggested that at the maximum applied pressure o f 500 mmHg 
the diaphragm deflection wil l be less than half of the cavity height. However, 
not only is this a simple approximation but also the behaviour of the 
photoresist in forming the plug is not known - it could be pulled down the etch 
window by capillary action during spinning to form a slight meniscus below 
the level of the diaphragm thus reducing the effective cavity height. This 
would al low premature contact of the diaphragm with the substrate resulting in 
a sudden relaxation in device sensitivity. 
A further explanation which accounts for ail three régions o f the characteristic 
shown in figure 5.18 is a sudden change in diaphragm profile. A very similar 
capacitance-pressure curve to that shown in figure 5.18 has been reportcd [14] 
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for a polysilicon diaphragm, this is shown in figure 5.19. This curve shape has 
been accounted for by considering a deflection in the fabricated diaphragm at 
no applied pressure due to residual stress. Although single crystal Silicon 
would be expected to display low residual stress, again, the effect of the 
photoresist plug is not known, it could swell after formation. As a pressure is 
applied the diaphragm displays a deflection which follows the expected plot. 
However, at a criticai pressure the shape of the diaphragm suddenly 'flips' 
from bulging upward to downward in the centre. Associated with this transition 
is a sudden increase in the capacitance as the gap between the plates is rapidly 
reduced. Following this, the capacitance continues to rise but at a slower rate 
than the initial région. In the case of the 1 um thick polysilicon diaphragm [31] 
this behaviour has been confirmed by the authors using phase measurement 
interferometry to observe the deflecting diaphragm. 
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Figure 5.19 Characteristic from polysilicon capacitive pressure sensor [14] 
In general, the linearity of a capacitive pressure sensor output is poor, however a high 
linearity of output is desirable since it allows easy extrapolation and calibration of 
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sensor characteristics. The non-linearity for a sensor is defined as the différence 
between a curved plot and a linear fit line through the same set of data points on the 
capacitance-pressure curve. For the S I M O X sensor this non-linearity has been 
determined as - 0.016 % FS from the sensitivity characteristic which is plotted in 
figure 5.20. This is a small value for non-linearity compared to similar sensing devices 
(see table 5.4) 
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Figure 5.20 Comparison of linear and curve data fits for the 
capacitance/pressure response of a sensor 
The capacitance under conditions of increasing and decreasing pressure was measured 
in order to allow an estimate of the sensor hystérésis. This is generally expressed as 
% FSO. Hystérésis has been defined as the maximum" différence in output at any value 
within the measurement range when the value is approached with increasing then 
decreasing values [4]. Elastic hystérésis is implied by heat generation and fatigue 
phenomena in repeated cycles of stress [15]. With application to diaphragms which 
undergo deflection, where the elastic limit is not exceeded, hystérésis results from the 
dissipation of energy. This is related to the existence o f defects such as point defects, 
line defects, dislocations and grain boundaries. As the diaphragm deflects the defects 
move and in doing so absorb energy and produce heat. Hence the higher the number 
of defects and grain boundaries, the higher the hystérésis. It can be seen that for a 
sensor this is highly dependant on the diaphragm material and in the case of the 
SÏMOX sensor tested in this work low hystérésis would be expected due to the 
intrinsic low defect density of the top single crystal Silicon layer. There may be some 
increase over bulk Silicon caused by defects from the oxygen implantation which have 
not been removed in the annealing process. However, this increase would be expected 
to be small compared to alternative materials used in diaphragm fabrication such as 
polysilicon, Silicon dioxide and metals which have a high number of grain boundaries 
and higher defect levels than Silicon. Higher hystérésis also results where the 
diaphragm is fabricated from layers of materials with différent elasticity such as the 
Silicon nitride/aluminium diaphragm of Lysko [16]. Hystérésis is further affected by 
diaphragm design and Operation. In the case of a diaphragm which contacts the 
Substrate above a particular applied pressure, an increase in hystérésis has been 
observed [2] and has been attributed to friction between the two contacting surfaces. 
Considering the small value for non-linearity, it is justified to détermine the sensor 
hystérésis from linear plots of the increasing and decreasing pressure measurements. 
The expérimental assessment of hystérésis was carried out at 28 °C ± 0.5 °C, on a 
device with 7 um undercut and a 4 um plugged window. The data is plotted in figure 
5.21, it can be seen that the hystérésis is fully accountable for by the error bars i.e. 
within the accuracy of the expérimental measurements there is no hystérésis. 
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Figure 5.21 Linear plot évaluation of sensor hystérésis. 
The effect that temperature has on a pressure sensor is vitally important, it is 
significant in capacitive sensors and even more so in piezoresistive sensors. An 
indication of the effect of temperature is given by the temperature coefficient of offset 
(TCO) and temperature coefficient of sensitivity (TCS). The former is the fractional 
change in C 0 (the capacitance under no applied pressure) per degree change in 
temperature. The latter (TCS) is the fractional change in C p (the capacitance under the 
application of a specified, fixed pressure) per degree change in temperature. Both 
quantifies are commonly quoted as ppm 0C - 1 or % FSO°C"1. Much of the temperature 
sensitivity in devices similar to the SIMOX pressure sensor has been considered to be 
due to diaphragm stress, mismatch of material thermal characteristics and temperature 
generated expansion of gas trapped in the cavity. For the SIMOX sensor, it would be 
expected to be possible to achieve low thermal sensitivity, although the design was not 
optimised for this parameter, since the use of monocrystalline silicon for the entire 
substrate and diaphragm éliminâtes the unequal thermal expansion coefficients seen, 
for example in silicon/Pyrex or other multi material diaphragm designs which can 
resuit in thermally induced bimetallic bending and high non-linearity of thermal 
characteristics. The temperature range investigated in the current work was limited by 
the practical constraints of the temperature controlied water bath used. The sealing of 
sensor cavities under vacuum conditions can reduce temperature sensitivity caused by 
gas expansion, but also reduces the device pressure sensitivity. Figure 5.22 illustrâtes 
the measured capacitance/temperature behaviour for a typical unsealed SIMOX device 
fabricated in the current work. 
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Figure 5.22 T C O for unsealed device 
From the measurements shown in figure 5.22, a value of 1.01 % FSO°C"' was 
determined for the TCO of an unsealed SIMOX device. This can be compared to the 
results shown in figure 5.23, for a similar SIMOX device, which was sealed under 
ambient clean room conditions. This allows the effects of gas expansion in the cavity 
and the thermal behaviour of the plug to be assessed. 
Figure 5.23 T C O for sealed device 
This is similar to the previous graph for an unsealed device but results in a T C O of 
0.95 % FSO°C _ 1 . However, for some devices a negative TCO has been reported in the 
literature for sealed devices [17]. This change from positive to negative coefficient has 
been accounted for by the expansion of trapped gas under the application of heat 
which applies an outward pressure on the diaphragm from within the cavity, deflecting 
the diaphragm away from the substrate. Hence for the SIMOX sensor it can be 
deduced from figures 5.22 and 5.23 that the effects of trapped gas are not sufficient to 
cause a dramatic reversai in temperature characteristics. Other factors, apart from 
stress which could cause temperature sensitivity in the SIMOX device include the 
behaviour of the polymer plug, when heated and effects within the SOI material 
structure such as electron leakage through the buried oxide. Despìte the high 
temperature sensitivity seen for the SIMOX device, electronic compensation for this 
thermal sensitivity could be readily added to the sensor to reduce or eliminate this 
problem [18]. High performance circuitry is routinely achieved on SIMOX material 
and would be compatible with the standard processing techniques used for the sensor 
fabrication. Furthermore, since the application for this 
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device is médical and its small dimensions lend it to internai implementation, the 
small changes of température witnessed within the body, 37 °C ± 2 °C or smaller, 
reduce the significance of a high température sensitivity. 
In order to assess the température coefficient of sensitivity (TCS) for a SIMOX 
capacitive pressure sensor, figure 5.24 shows the pressure/capacitance response curve 
for the same device at two différent températures (28 and 31 °C). The maximum 
différence of 0.83 pF between the two curves, which occurs at a pressure of 23 cmHg 
corresponds to a TCS value of 9.2 % FSO°C"1. 
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Figure 5.24 The température coefficient of sensitivity of a typical device 
The hysteresis in sensor temperature sensitivity can be determined from the data 
shown in figure 5.25 as 2.91 % FSO. In designs with high compressive stress, 
buckling can occur at room temperature which results in hysteresis during temperature 
changes. The value for hysteresis in temperature sensitivity for the SIMOX sensor is 
low which implies low compressive stress. 
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Figure 5.25 Hysteresis of temperature characteristics 
The non-linearity of temperature sensitivity has also been assessed - this parameter is 
criticai when considering how readily the effects of temperature can be compensated. 
Figure 5.26 indicates that the non-linearity of temperature sensitivity for a SIMOX 
sensor, which has been calculated as 1.7 % FSO. 
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Figure 5.26 Non-Iinearity of temperature eh arac te ris tics 
The repeatability of a sensor is a measure of its ability to reproduce a reading at a 
particular température, under the same applied conditions approached from the same 
direction. It is effectively the maximum différence between two measurement sets 
from tests with identical conditions, stated as a percentage of full scaie output. 
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Figure 5.27 Assessment of sensor repeatabiliry 
The repeatability of the SIMOX sensor was investigateci using a device with a 4 um 
diameter plugged window and an undercut of 7 um. The graph in figure 5.27 shows 
the repeatabiliry from two consecutive sets of measurements. The two data sets have 
been appointed the same origin by the subtraction of the respective C 0 from each data 
point. The worst repeatability between the runs is displayed at a pressure of 
- 7.5 cmHg which can be expressed 0.01 % FSO. The offset between the two 
capacitances at zero pressure is 0.3 pF. 
The stabiltty of the sensor was also assessed. Stability is commonly defined as the 
error band required to maìntain a constant output under conditions of constant pressure 
and temperature. Measurements of the output capacitance were taken approximately 
every hour over a period of 6 hours under conditions of atmospheric pressure and a 
constant temperature of 28 °C. These results are shown in figure 5.28. 
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Figure 5.28 Sensor sta bili ty 
Analysed directty this data set gives a stabiliry of 0.14 % FS. However, the error in the 
temperature measurement for this experiment was ± 0.5 °C, which is fàirly significant 
considering the high sensitvvity of the output capacitance to temperature which has 
been observed. Furthermore one would expect device instability to occur in the 
positive and negative direction from the initial reading, whereas in this case the graph 
shows a continuai upward trend. This could be accounted for by an upward trend in 
the temperature (remaining within the error band). Alternatively, since the data was 
collected following capaci tance/pressure testing it may be the case that the one hour 
period between the completion of pressure application and stability measurement was 
not sufficient to allow full settling of the device back to ite original state. 
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The long term drift o f the S I M O X pressure sensor was also examined. This is defined 
as the différence in the measurement o f a particular pressure at the same temperature 
following some lapse o f time. This is considered a criticai parameter for clinical use 
and was measured as 0.02 % FShour' 1. This is low compared to similar devices which 
would be expected due to the entirely Silicon design and capacitive measurement 
means which is beneficiai compared with piezoresistive means for this parameter [38]. 
However, this test was carried out over a fairly short length o f time and over a longer 
period, a larger value would be expected. 
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Figure 5.29 Response time for the pressure sensor on venting the Chamber to 
atmosphcric pressure 
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The response time was assessed for a S I M O X sensor, by monitoring the time taken on 
the release (by venting the chamber) of a 44.2 cmHg pressure, for the output 
capacitance to return to its original value ( C 0 prior to the application of any pressure) 
under conditions of constant température of 28 ± 0.5 °C. The response time calculated 
from figure 5.29 was 11.56 minutes. This is slow for a microsensor, however, this 
may be accounted for in two ways: 
(i) As previously discussed there is considérable drift in the device output which 
seems exaggerated during and after testing. This may increase the response 
time as the 'target' baseline wi l l have moved from the initial value. 
(ii) The pressure application method may slow the reactions of the sensor as the 
mercury level observed in the manometer is seen to rise and sertie fairly slowly 
following opening of the valve to the nitrogen source, and again settles slowly 
following opening of the valve to the test chamber. 
5.7 A N A L Y S I S A N D D I S C U S S I O N O F R E S U L T S 
On the whole the results of pressure sensor testing have been successful in showing 
that the sensor performs well. Several of the parameters which appear Iess 
satisfactory, such as the response time and pressure resolution reflect limitations in the 
the test equipment, which could be rectified by the use o f an improved measurement 
system. However, the pressure measurement system has been shown to exhibit low 
levels of leakage which enhances the measurement accuracy. Possibly the most 
criticai parameter, pressure sensitivity, is high for our device and its characteristic is 
fairly linear. The high sensitivity is related to the small dimensions of the diaphragm 
design, with a thin diaphragm and small substrate séparation. The non-linearity has 
not been optimised by this pressure sensor design although the non-linearity of the 'as 
fabricated' device is already competitively low. Several studies have been undertaken 
[13] which demonstrate how diaphragm designs can be adapted to improve linearity, 
thèse adaptations could, i f necessary be applied to the S I M O X sensor The hystérésis 
of the fabricated sensor is fair but possibly not as low as would be expected from an 
all monocrystalline Silicon design, this however may be in part due to high cross 
sensitivities such as to temperature. The temperature sensitivity of both the offset 
capacitance and measurement capacitance of the sensor are high. This is the poorest 
parameter of the sensor performance and is thought to be primarily due to, the 
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temperature sensitivity of the electrical characteristics of the S I M O X material itself, 
the polymer plug and trapped air within the cavity. However, the temperature 
sensitivity does display a low hystérésis and good linearity, this means that it can be 
simply corrected with the addition of basic electronics or calibration techniques. 
Furthermore for medicai usage, exposure to a large temperature range would not be 
expected. The repeatability of the S I M O X pressure sensor is high due to the small 
dimensions and array design, while the stability, long term drift and zero drift are ali 
fair for the first itération of a sensor design and could possibly be improved in 
subséquent designs or could be compensated for by the addition of appropriate 
electronics [19]. In the subséquent sections of this chapter, the sensor performance is 
shown to compare favourably to other similar devices reported in the literarure and to 
the performance prédictions made in chapter 3 
5.7.1 COMPARISON O F P E R F O R M A N C E T O PREDICTIONS 
If we firstly consider the benefits proposed in chapter 1 of the S I M O X pressure sensor 
over traditional devices, it was expected that fabrication could be simplified by the 
use of single sided processing, and the élimination of the need to grow a sacrificial 
layer. This was indeed seen to be the case, with the design being successfully 
fabricated using underetching to form a working sensor. This design was also 
expected to allow a small size of device enabling its medicai application without 
proving cumbersome or impractical for patients use. In terms o f sensor performance, 
it was predicted in chapter 3 that such a device would display a high pressure 
sensitivity, estimated at 0.02 pFkPa"1. Analysis of the test results showed that the 
sensitivity was indeed high and the mean sensitivity o f ali devices tested was in-fact 
0.03 pFkPa 1 . Likewise the predicted change in capacitance for the application of the 
full pressure of 66 kPa, was 1.37 pF, the measured change was very close to this value 
at 1.35 pF. The monocrystalline nature of the diaphragm was expected to enable a 
device to be manufactured, which performed independently of the processing used 
and allowed stress free large diaphragms. It was also predicted that application of the 
full pressure range would not result in diaphragm breakage, this was seen to be the 
case in testing - with no fractured diaphragms observed. The predicted high 
performance resulting from the use of a monocrystalline silicon diaphragm was also 
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Seen by the high repeatability and low hystérésis shown in figures 5.21 and 5.27. A 
low temperature sensitivity was also expected, however, this was not found to be the 
case; the high temperature sensitivity of the device is thought to originate from several 
sources which have already been discussed, but could be readily corrected for 
example by the addition of a référence Chamber or electronics. 
5.7.2 COMPARISON O F P E R F O R M A N C E T O R E P O R T E D PRESSURE 
SENSORS 
In this section, the performance of the S I M O X micromachined pressure sensor is 
assessed by comparison with an extensive list of published capacitive devices which 
are sufficiently similar, this is summarised in table 5.4. This comparison includes 
pressure sensors of many différent designs, utìlisìng various diaphragm materials, 
furthermore some of those reported devices have been optimised for one or two 
particular sensor parameters, thus skewing the apparent performance of other devices 
under direct comparison. In some cases reported devices consist of the sensor alone 
while in other cases performance enhancing circuitry has also been included and it is 
often not specifically stated which of the presented measurements benefit from the 
additional electronics. These problems make direct comparisons difficult. There is 
also a lack of clarity in some published work where the text does not agrée with data 
plotted in the figures. Having stressed these problems, comparison does allow insight 
into how the S I M O X sensor performs against similar devices that it • would be 
expected to compete with in a commercial forum and therefore how relevant the 
current research is to the field of microsensors. In general, the results obtained from 
the S I M O X sensors compare favourably with other sensors, this is particularly 
encouraging since this device is in many respects the first itération of a design which 
could easily be developed and optimised further. Measurement of some of the sensor 
parameters were limited by the measurement set-up and would be expected to show 
improvement i f a more sophisticated system were used. With the addition of some 
simple and standard electronic circuitry, this sensor could rate among the best ofthose 
currently reported. It is considered that this is mainly due to the performance 
enhancing features of the basic sensor design such as the monocrystalline Silicon 
diaphragm and small size, particularly diaphragm thickness and diaphragm to 
substrate séparation, which are facilitated by the use o f the layered S I M O X structure. 
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The pressure range for the fabricated devices, over vvhich measurements were taken 
was approximately 66.66 kPa (or 500 mmHg); this was a limitation which was set by 
the measurement equipment. This pressure range is wider than several reported 
devices, ali of which are combined silicon-Pyrex designs incorporating additional 
electronic circuitry, with measurement ranges from 20.39 Pa [20, 21] 39996 Pa [22, 
23]. Without the constraints of the pressure measurement equipment the S I M O X 
sensors would be expected to show an even wider pressure range. Firstly, the device 
was initially designed to deflect to just ~10 % the cavity depth at a pressure of 
66.66 kPa, indicating that it could be sensitive (in terms of available detlection) to 
pressures considerably greater than 66.66 kPa, this would allow for a pressure range 
wider than the majority of reported devices. Secondly the substrate w i l l act as an 
overpressure stop, meaning that beyond its operational pressure range, the sensor 
would not be destroyed. 
The capacitance, under no application of pressure, essentially reflects the non-variable 
parasitic capacitance of the pressure sensor; for the S I M O X sensor this value was 
relatively high but could easily be reduced by the addition of some electronic 
circuitry. For the S I M O X pressure sensor the base capacitance (C 0 ) differed from 
sensor to sensor, but was typically 120 - 430 pF at 28 ± 0.5 °C depending on the 
device dimensions. Published data on the base capacitance for similar sensors gives 
values between 41 fF to 24 pF [24]. However, base capacitance is dépendent upon the 
temperature at which it is measured and in thèse reports no températures were given. 
For further comparison, a list of C 0 values for capacitive pressure sensors is given in 
capacitive sensors: when and how to use them [24] but again no temperature values 
are given. 
The pressure sensitivity for the S I M O X pressure sensor has been calculated as 
0.000043 pFPa~', this is a hìghly competitive sensitivity for this type of 
micromachined device and is sufficiently high for many sensing applications. It is in 
fact only bettered by two reported devices [21, 22], of those considered to be similar 
enough to be compared, which are Pyrex-silicon devices incorporating electronic 
calibration or compensation. Both nave square diaphragms and large diaphragm sizes 
compared to many other devices (approx. 2 mm 2) resulting in sensitivities of 0.0074 
pFPa"1 [22] and 0.00052 pFPa 1 [21]. A l i other devices which have been compared 
show lower sensitivities to applied pressure than that demonstrated by the S I M O X 
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device, thèse range from 0.0000003 [5] - 0.00001 [13] pFPa' 1 . In designs where boron 
doping o f the diaphragm has been utilised as an etch stop, the doping has been seen to 
cause high tensile stress in the diaphragm resulting in reduced pressure sensitivity [5]. 
There is inhérent non-linearity in the capacitance/pressure response curve, however 
for an ideal pressure sensor this should be minimised. The non-linearity is also highly 
dépendent on the diaphragm design. A standard fiat diaphragm only remains linear in 
terms of its displacement while its displacement is considerably less than its thickness, 
furthermore with any diaphragm design, non-linearity results as the centre deflection 
approaches the depth of the cavity. Non-linearity can also resuit from membrane 
curvature under conditions of no applied pressure, which in some designs results from 
fabrication procédures. B y minimising the diaphragm movement to ~ 30 % of the total 
available deflection, the linearity of the device can be enhanced [25]. Work to 
optimise pressure sensors with respect to improved linearity has been described in the 
literature [13], this obtained a non-linearity o f < 1 % by allowing the membrane to 
touch the bottom of the cavity and introducing weakened and strengthened régions to 
the diaphragm. B y adjusting the diaphragm design to address the non-linearity of the 
response the addition of electronics can be avoided or at least their complexity 
reduced. In S I M O X sensor fabrication, thinning of the diaphragm in selected régions 
or the addition of a central boss could be achieved in just one extra 
photolithography/etch step. Three publications have reported lower non-Iinearities at 
0.1 % FS [22, 26, 27], one is o f limited validity [22] sìnce over a capacitive output 
range of 100 pF, the linearity is considered over just 5 pF of that range. The second 
[26] incorporâtes a diaphragm optimised for high linearity by the addition of a central 
boss and corrugations. [27] et. ai. reports a capacitive pressure sensor which uses 
feedback to control excitation voltage which adjusts the non linearity. The S I M O X 
pressure sensor displayed a non-linearity of 0.016 % FS. This is better than ali the 
above devices which were optimised for linearity and other devices considered for 
comparison have significantly larger values for non-linearity of 3 % FSO [28], 
3.6 % FS [20], 4 % FSO [2, 25] up to 16 % FSO [17, 29]. It is stated that this could be 
readily corrected using compensation circuitry and likewise the 4 % FSO non-
linearity listed above has been reduced to 1.85 % F S O by the aid of electronics. In the 
same way the low non-linearity of the S I M O X device could be reduced further by 
electronic means. 
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The hystérésis of the S I M O X pressure sensor is also very low, falling within the 
bounds of expérimental error, this would be expected as hystérésis generally results 
from the diaphragm material quality and the monocrysìall ine diaphragm should 
display virtually no hystérésis compared to alternative diaphragm materials which are 
commonly used. However, few of the published pressure sensors state the hystérésis 
of the pressure capacitance characteristic. O f those which do, a silicon nitride 
diaphragm design [16] displayed a hystérésis o f 2 %, which was considered to be 
primarily due to the influence of aluminium pads and tracks which cross the 
diaphragm. A silicon dioxide - chrome - silicon dioxide diaphragm has been reported 
with hystérésis of 0.2 % F S O for applied pressures below 800 kPa and 0.5 % F S O 
above 800 kPa. Although in part due to the multilayer structure, the hystérésis at high 
pressure values was considered in part to be due to energy lost by friction as the 
diaphragm contacts the substrate. 
The resolution of pressure sensors is a parameter often detailed in published work 
[14], however, for the fabricated S I M O X sensor, it is difficult to assess as the 
resolution measured in the expérimental work as 5119 Pa was limited by the 
measurement equipment and not by the sensor itself. Without this constraint the 
sensor would be expected to résolve much smaller pressures, due to its small size. 
Other devices display a range of resolutions from 10 Pa [30], 13.33 Pa [22], 133.32 Pa 
[29], 399.96 Pa [5], 540 Pa [14] up to 799.92 Pa [23] the last value is reported to be 
due, in part to sealing of the sensor cavity at atmospheric pressure. However, each of 
the sensors in the above also benefits from additional electronic circuitry which would 
be expected to enable smaller pressure changes to be resolved than for the case of a 
device without electronics such as the S I M O X sensor. In fact in some cases [23] a 
long detection period was required to obtain the high resolution. 
For the S I M O X pressure sensor, which is sealed with photoresist under ambient 
conditions, a T C O of 0.95 % FSO°C 1 has been calculated, expressed in % FS as many 
other device parameters are, this corresponds to 0.22 % FS. A negative T C O of 
- 0.39 % FSO°C"' has been reported for a sealed device [17], which is considered to be 
due to the expansion of trapped gas under the application of heat, causing outward 
pressure on the diaphragm and deflecting it away from the substrate. This is likely 
since the diaphragm dimensions in the sensor described by Chau [17] are considerably 
larger than ours, and the design was square. A square membrane is reported to deflect 
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more than a circular one under application of equal pressures and combined with the 
larger membrane diaphragm would be expected to give a larger deflection for the 
same internai pressure than the S I M O X sensor. Reported devices which have been 
sealed under vacuum conditions have T C O values of 0.02 % FSO°C 1 [2] and 
0.012 % FSO°C 1 [31], thèse are both silicon/glass structures. Measurements made on 
sensors via compensating electronics give values o f 0.013 % F S ° C ' [20] with 
unspecified sealing conditions, 3.85 % FS°C"' [32] sealed in a vacuum and 3 % FS°C"' 
[23] sealed under ambient conditions. Thèse were ail measured over a similar range to 
that used for the S I M O X device. It can be seen that in some cases the inclusion of 
electronics can actually dégrade the thermal sensitivity of a device while enhancing 
other aspects of its performance. It can be seen that our device has a fairly high T C O , 
compared with thèse devices. This is considered partially due to the S I M O X material, 
which displays some température sensitivity in its unprocessed form. 
The primary effects resulting in température sensitivity o f capacitive pressure sensors 
in gênerai are: 
(i) Expansion of gas in cavity, causing diaphragm deflection away from the 
substrate (when sealed under ambient conditions). 
(ii) Mismatch in thermal expansion coefficients of the materials used [33]. 
(iii) Température sensitivity in the circuitry. 
(iv) Bimetallic mode bending where métal is used on the diaphragm. 
(v) Out-gassing of the material used to seal the cavity. 
(vi) Température sensitivity of the diaphragm stress resulting in buckling. 
In gênerai improved pressure sensitivity results in poorer température performance. 
Thermally induced gas expansion within the cavity induces thermal drift and can 
resuit in an offset to the diaphragm displacement which can hinder measurements of 
small pressures. Ambient sealed devices are expected to display increased température 
sensitivity but reduced pressure sensitivity [5], the reduced pressure sensitivity 
compared with vacuum sealed devices under conditions of applied pressure, is due to 
the gas pressure inside the cavity increasing while the volume of the cavity is 
decreased, this reduces the true differential pressure. 
When température sensitivity is displayed, it is préférable that the change in 
capacitance under no applied pressure is linear with température, in this case it can be 
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more readily compensated or calibrated. For the S I M O X sensor there is a linear 
relationship for the temperature sensitivity but this is not always the case, in some 
reported devices the offset shift displays strong non-linearity [20]. 
The value from the graph for T C O of the unsealed, S I M O X sensor, o f 1.01 % F S O ° C 
is somewhat higher than the reported 0.0075 % FSO°C ' for an unsealed silicon/Pyrex 
diaphragm sensor [17]. Any material sensitivity to temperature should be as equally 
evident in the unsealed structure as in the sealed device and is thought to contribute 
the majority of the temperature sensitivity of this unsealed sensor, since most of the 
conventional mechanisms causing temperature sensitivity would not be present for an 
unsealed sensor. 
The temperature, hysteresis measured on a S I M O X pressure sensor was low at 
2.91 % FSO, this compares with a reported value of 10 % F S O for a silicon/Pyrex 
design [2] which was considered to be due to compressive stress in the diaphragm 
causing variations in the degree of diaphragm buckling with temperature. The 
temperature coefficient of sensitivity of a typical S I M O X pressure sensor was 
9.2 % FSO°C-\ or 0.027 % F S ° C ' . This would be expected to result from matérial 
temperature sensitivity in much the same way as the T C O . However, the T C S value 
does compare better with reported values for other devices such as 0.005 % FS°C*' [6], 
0.01 % FS°C-' [30, 5], 0.02 % F S O ° C [2], 0.03 % F S ° C [20], 0.3 % F S ° C [22], 
0.8 % F S ° C [28], 1.0 % F S ° C [34]. The same mechanisms wi l l result in temperature 
dependant sensitivity as cause temperature dependant offset, and a linear dependence 
allows easier rectification. 
The long term drift of the S I M O X sensor was measured as 0.02 % FSOhour' 1 and the 
stability as 0.14 % FS. The stability of a silicon/glass/silicon sensor has been assessed 
under conditions of a constant applied pressure of 110000 Pa [30] over a period of 
600 days. Measurements taken independently of the electronics present are stated as 
giving a stability of 0.1 % FS although the graph of stability published [30] indicated 
a higher value of 0.8 % of FS capacitance. A n alternative design which has been 
optimised for long term stability [31], has been subjected to several different stability 
tests. In addition to the standard variation of C 0 with time, C 0 was also measured after 
cycling the pressure from 0 - 80 % FS pressure, and after applying a constant pressure 
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of 80 % FS pressure. A 5 - 30 hour settling time was allowed prior to measurements 
which were taken over a period of 4 - 10 days, no long term drift could be detected in 
excess of the uncertainty of the measurement system ± 0.01 % FSO [31]. In some 
cases the electronics can in fact reduce the long term stability o f the device overall 
[22]. 
Obviously for many microsensor applications, minimising the size of the chip is one 
of the criticai criteria for optimisation, the size of the S I M O X pressure sensor chip is 
3.7 x 3.4 mm, this would be expected to compare favourably with similar devices 
since the structure of the S I M O X material allows a fabrication regime which 
minimises the size of the functional éléments. The actual diaphragm size is a circular 
area with a diameter of approximately 17 um. Considering just the chip area, other 
reported devices have a chip size ranging from 0.49 mm 2 for a Pyrex/silicon design 
which had been optimised for small size to allow its insertion in a cathéter. The 
S I M O X sensor fabricated in this work rates approximately midway in size in a list of 
published devices (see table 5.4). Further listings of the die sizes of typical sensors are 
given in reviews in [22] and [24]. It is also considered that future itérations o f the 
S I M O X sensor could easily be considerably reduced in size, by for example 
improving the design layout. Expressed as an area, each individuai S I M O X 
diaphragm is 227 um 2 which is lower than ali other devices found for comparison. 
This would be very much expected since the diaphragm opérâtes as just one élément 
in an array, however, when the individuai diaphragm area is multiplied by the number 
of devices in the array, the total diaphragm area remains highly competitive at 
567450 um 2 . The smallest diaphragm size reported in the literature is 10000 um 2 for 
an ali silicon square diaphragm design [14]. A device with a silicon diaphragm on a 
glass substrate has a diaphragm of 159500 um 2 [17]. A l i other devices discussed here 
incorporate increasingly large diaphragms up to a value of 12250000 um 2 [35]. The 
séparation of the diaphragm from the substrate (or cavity base) is also a signifìcant 
value for comparison as this affects output parameters such as the pressure sensitivity 
and measurement range. For the S I M O X sensor the séparation was the depth of 
removed, implanted oxide in the S I M O X material which is 0.4 firn. O f ali the 
published work reviewed here this is the smallest séparation for a pressure sensor and 
can be compared with reported séparation values for différent sensor designs, ranging 
from 0.5 um [34] up to 20 um [29]. 
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There are several other reported devices in which the pressure sensor is formed from 
an array of identical diaphragms connected in parallel [2, 16, 24]. The main benefits 
of this arrangement are increased capacitance output, increased yield of fabrication 
and better repeatability in output characteristics. In the case of the S I M O X sensor 
there are 2500 diaphragms in the array, this is by far the largest array in terms of 
number of devices which has been reported to date in the literature. Others array 
devices which have been reported incorporate 240 [2], 81 [24] and 50 [16] 
diaphragms. 
When fabricating devices from silicon, in general the technology which is used, is 
borrowed from the integrated circuit industry, one of the benefits of this is that 
devices can be batch fabricated. For S I M O X sensor fabrication, whole wafers were 
not used and test structures were also incorporated in the mask design, however, i f a 
design containing only sensor structures was used, a 4 inch diameter S I M O X wafer 
would yield approximately 548 sensor chips. This compares to reported chip volumes 
of 20 [23] from a 20 mm x 20 mm silicon substrate and 88 chips from a 3 inch 
diameter wafer [30]. To manufacture the sensor structure described in this work, the 
fabrication process developed uses just 3 masks for silicon/silicon dioxide etch, 
aluminium etch and plug definition. To the author's knowledge, this is fewer steps 
than all o f the pressure sensors studied which have stated the number of masking steps 
used. It is desirable to minimise the number of masking steps as this reduces the time 
and cost of manufacture and the likelihood of defect introduction. For fabrication of a 
glass-silicon dioxide design, using underetching of an aluminium sacrificial layer [2] 
and a silicon-Pyrex design using anodic bonding [28] four masking steps were used. A 
second glass-silicon design which was elecrostatically bonded used 5 mask levels [5] 
while a trilayered silicon/glass/silicon anodically bonded structure was achieved using 
7 mask levels [30], 
The comparison between the performance of the S I M O X pressure sensor developed in 
this work, with similar reported devices is summarised in table 5.4. 
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Parameter Fabricated SIMOX sensor Other reported sensors 
Pressure range 66.66 kPa 20.39 Pa [20] 
40 kPa [22] 
Base capacitance 120-427 pF 41 ff-24pF [241 
Pressure sensitivity 4.3 x 10'5 pFPa' 1 1 x l O ^ p F P a 1 [13] 
1.25 x 10- 6 pFPa' [28] 
2.8 x 10- 6 pFPa ' [2] 
3.8 x 10'6 p F P a 1 [14] 
3.1 x 10 7 pFPa 1 [5] 
Non-Iinearity 0.016% F S O 3 % F S O [28] 
4 % F S O [2] 
16% F S O [17] 
Hystérésis Within expérimental error 2 % F S O [161 
Resolution 5 1 l 9 P a 10 Pa [30] 
133.32 Pa [29] 
399.96 Pa [5] 
540 Pa [14] 
799.92 Pa [23] 
T C O 0.95 % F S O ' C 1 0.012 % F S O ° C l [31] 
0.02 % FSO°C-' [21 
T C S 0.027 % F S ° C 0.005 % F S ° C [6] 
0.01 % F S ° C 1 [30] 
0.03 % F S ° C [20] 
0 . 3 % F S o C l [22] 
0.8 % FS°C _ 1 [28] 
1 % F S ° C [34] 
Temperature hystérésis 2.91 % F S O 1 0 % F S O [21 
Stability 0 . 1 4 % F S ° C 1 0.1 % F S [301 
Chip size 3.7x3 .4 mm 2 1.8x2.3 mm 2 [32] 
2 x 3 mm 2 [432] 
1.5x3.8 mm 2 [36] 
7 x 7 mm 2 [31 
Diaphragm area 227 um 2 
or 567450 um 2 for array 
for a typical device 
10000 um 2 [14] 
159500 um 2 [17] 
2560000 jam2 [37] 
12250000 um 2 [351 
Plate Separation 0.4 um 0.5 um [34] 
20 ^ m [291 
Diaphragms / array 2500 50 [16] 
81[24] 
240 [2] 
Chips / wafer 5 4 8 / 4 " 20 / 20 mm 2 substrate 
[23] 
88 / 3" [30] 
Masking steps 3 4 [2,28] 
5 [5] 
6 [37] 
7 [301 
Table 5.4 Tabulated comparison of SIMOX sensor with reported devices 
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The final comparison is with, to the authors knowledge, the only other S I M O X 
capacitive pressure sensor which has been reported [38]. Diem et. al. [38] have 
recently fabricated a similar device which consists of an array of 4 diaphragms which 
are each 300mm in diameter from a 4 mm thick epitaxial silicon S I M O X layer. This 
results in a very similar aspect ratio as the S I M O X diaphragms in the current work 
and the resulting sensitivity is also comparable to our mean value at 0.02 pFkPa" 1. The 
diaphragms in Diem's work are formed by silicon dioxide underetching and plugged 
with a C V D deposited dielectric. Diem's work was reported [38] after the current 
work had been published and has the disadvantage of much larger diaphragms which 
would be expected to increase device fragility and the etch time required for 
production. The report also refers to the epitaxial silicon (from which the diaphragm 
is formed), as doped, i f this is the case poor long term stability and hysteresis would 
be expected, for going some of the inherent advantages of the S I M O X 
monocrystalline silicon layer. 
5.9 S U M M A R Y 
This chapter has reported primarily on the results of the measurements performed on 
the as fabricated pressure sensor. These results were analysed and compared with 
similar (non S I M O X ) reported devices and performance predictions made in 
chapter 3. 
Firstly the optimum, novel fabrication sequence established from the work reported in 
chapter 4, was summarised together with a discussion of the primary difficulties faced 
in sensor fabrication. The 'final ' structure of the pressure sensor developed in this 
work was given. Using this structure, both single and array structures were 
successfully fabricated, as shown by optical micrographs of these structures. A n 
important point to note is that in contrast to other designs, the S I M O X sensor can be 
fabricated using single-sided wafer processing and only three masking steps. This 
implies that simple low cost mass production may be feasible for this type of pressure 
sensor design. 
A n introduction to the critical parameters for sensor performance was given together 
with an overview of the measurement set up and analysis methods used. The 
measurements carried out on the sensor demonstrated that the fabricated S I M O X 
structure performs well as a pressure sensor and compares favourably to other 
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published devices. The criticai sensor characteristics of pressure sensitivity, linearity, 
hystérésis, stability and temperature coefficient of sensitivity which were investigated 
in this work demonstrate a device which exhibits high performance and which is 
improved in thèse aspects compared with many similar reported devices. 
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6.0 INTRODUCTION 
Chapters 3 to 5 have reported on work conducted towards the primary aim of this 
project - to design, fabricate and evaluate a high performance pressure sensor. A n 
additional aim outlined in chapter 1 was to fabricate a number of alternative 
microstructures to demonstrate the feasibility of this S I M O X technology to a wider 
field of application and to illustrate the versatility of the novel technology developed 
in this thesis. Micromachining techniques have been used to fabricate complex 
structures, which can be combined with on-chip circuitry [1], The microstructures 
fabricated in this work are all based on suspended éléments and can be realised using 
exactly the same processing steps used for pressure sensor fabrication; and include the 
fundamental structures of bridges, cantilevers and resonators which are effectively the 
'building blocks' of many micromechanical devices. These devices would be 
expected to benefit, like the pressure sensor, from the simple fabrication method, 
incorporation o f single crystal Silicon active components and reduced thermal 
mismatch due to the all Silicon design. The microstructures described in the following 
sections were not metallised and therefore have not been electrically characterised. No 
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additional optimisation was carried out for particular modes of opération, leaving 
considérable scope for improvement of thèse 'proof of principle' structures. As the 
field of microtechnology continues to grow, additional devices which could be 
manufactured using the novel S I M O X technology described in this thesis, wi l l 
inevitably become apparent. 
6.1 C A N T I L E V E R S 
A cantilever is effectively a rectangular plate clamped on one side and free to deflect 
at the opposite. Cantilevers are one of the most fundamental structures used in sensors 
for the measurement of parameters such as transient pressure, stress, force and 
accélération. In addition cantilevers are commonly incorporated in actuators and 
micromachines and also have uses in thermal isolation applications. 
In sensing applications, it is possible to measure the deflection directly e.g. by 
interferometry, however, it is more usuai to measure the deflection using capacitive, 
piezoresistive or résonant frequency methods. For capacitive measurement a top 
électrode is located on the cantilever and a bottoni électrode on the substrate. For 
piezoresistive measurement, piezoresistors are generally located on the clamped end 
of the cantilever where the stress arising from deflection is at a maximum. Where 
résonance is employed, a change in the résonant frequency of the cantilever due to the 
application of the measurand is monitored. Ideal requirements for cantilever 
structures are repeatable and reliable fabrication, low intrinsic stress, freedom from 
hystérésis and a high sensitivity to the external measureand. The sensitivity of a 
cantilever can be increased, and the résonant frequency modified, by loading the free 
end with a small mass called a 'proof mass' [2]. For undoped cantilevers, such as the 
ones described here, electronic integration may be achieved by the incorporation of 
active circuit éléments [3]. A typical high volume application of a microcantilever 
structure is in accélération sensors for the deployment of air bags in automobiles. 
A number of cantilever structures were fabricated from S I M O X using the same 
method of fabrication as the pressure sensor. These ranged in width from 1 to 10 um 
and in length from 3 to 10 um, the thickness was 0.2 um as determined by the S I M O X 
starting material. Some typical examples are shown in figure 6.1. 
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Figure 6.1 Examples of cantilevers fabricated from SIMOX using the process 
developed during this work. 
Figure 6.1 (i) shows two cantilevers of the same length but différent widths, figure 6.1 
(ii) shows a much wider cantilever. A U structures appear fully released and suspended 
above the substrate, no signs of bowing are évident. 
For the purpose of simple illustrative calculations the dimensions of a ' typical ' 
cantilever from the examples fabricated in the current work wi l l be used. This 
' typical ' structure is characterised by a 4 p.m length, 1 u.m width and 0.2 um 
thickness. Figure 6.2 shows a schematic of the cantilever with the critical dimensions 
defined. 
where 
F = force, d = width, t = thickness, 1 - length and w = deflection 
Figure 6.2 Diagrammata représentation of a typical cantilever. 
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In the following sections, this cantilever wi l l be discusseci in terms of detection, 
résonant and thermal modes of Operation. 
In using a cantilever to sensé force or accélération for example, its deflection is offen 
the parameter of concern. It can be shown that the maximum deflection, w, of a 
cantilever of this type under a load F is described using classical beam theory by 
équation 6.1 [2]. 
4F15 
W - ——r (6.1) 
Edt3 
where 
w = deflection 
F = force 
/ = cantilever length 
E - Youngs modulus 
/ = cantilever thickness 
d = cantilever width 
This équation indicates that a narrow cantilever w i l l deflect more than a wide 
cantilever. However, the length and thickness of the cantilever have a greater effect on 
the deflection as thèse are cubed factors. A long, thin beam wi l l deflect more than a 
short, thick one. For the purposes of maintaining the miniature nature of thèse 
microstructures it is préférable to reduce the thickness rather than increase the length 
of the cantilever. Therefore cantilevers fabricated from S I M O X , which are 
substantially thinner than commonly reported structures, wi l l show much larger 
deflection for a particular force and given length and hence offer higher sensitivity to 
the measurand. A n y variation in thickness wi l l also be cubed in terms of the 'error' in 
deflection, since the thickness is accurately controlied by the starting material and not 
an etch or déposition step we would expect high repeatability in the fore e/de flecti on 
characteristics for S I M O X cantilevers. Being composed of very high quality, single 
crystal silicon, thèse cantilevers would be expected to show virtually no creep, 
hystérésis or ageing effects unlike polysilicon or doped silicon which are commonly 
used alternatives [4]. 
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Equation 6.1 may be used to deduce the magnitude of force which would be required 
for the cantilever to deflect 0.4 um - the full distance of the removed buried oxide 
gap. This is relevant to those applications which use contact o f the cantilever to the 
substrate as the sensing mechanism and also suggests an upper measurand limit for 
non-contacting applications. In this case, using the 'typicaF cantilever dimensions, the 
force required to induce substrate contact is calculated as 2.38 x 10" 6 N. 
The maximum stress, a m a < in a cantilever - which occurs at the fixed end - is given by 
équation 6.2 [2] 
Using the above force required to deflect the typical cantilever by 0.4 um, the 
maximum stress in the cantilever has been calculated as - 1.43 GPa. This is well 
below the fracture strength of Silicon (approximately 6 G P a [5]) indicating that the 
cantilever w i l l not be broken by the application of this force. Under the application of 
increased force, substrate contact would be expected to protect the cantilever from 
breakage. 
The frequency of vibration of a cantilever offers an alternative to the direct 
measurement of deflection. Here the résonant frequency of the cantilever is the criticai 
parameter, which can be altered by the measurand. Frequency is particularly easy to 
measure with modem digitai electronic^ [6] and the résonant frequency of the beam 
can be chosen to ensure a very high sensitivity to the parameter of interest. The 
résonant frequency of a cantilever beam is determined by the material properties and 
the beam geometry and is given by équation 6.3 [2]. 
(6.3) 
where 
f = résonant frequency 
p = density 
all other symbols are as previously defined 
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The relationship between cantilever length and résonant frequency described by 
équation 6.3 has been utilised for a vibration sensor [7], This consisted of an array of 
50 cantilevers of différent lengths, which resonate at différent frequencies. Ideally a 
cantilever employed in a sensor should have high résonant frequency, Q factor, 
stability and sensitivity. The excellent mechanical properties of single crystal Silicon 
allow thèse requirements to be well satisfied [8]. Equation 6.3 can be applied to the 
'typicaF cantilever fabricated from S I M O X in the current work, and yields a résonant 
frequency of ~ 18 M H z . The résonant frequency for cantilevers employed in sensors is 
reported as typically 20 - 40 kHz [9], however, the S I M O X cantilever is very much 
smaller - by a factor of around 500 - as compared with the typical reported devices 
[9], resulting in the considerably higher résonant frequency. 
Cantilevers are also commonly used to fabricate thermal sensors [9]. Here, the small, 
structure, almost isolated from the substrate has a high thermal résistance and can be 
heated to a détectable température at a much smaller power than would be required for 
a bulk sensor. This results in a device which has high sensitivity with low power 
consumption and a fast response time. Heat dissipated at the tip of the beam, for 
example by a laser, flows through the cantilever to the fixed end. The high thermal 
résistance results in a large température gradient along the cantilever which can be 
measured by a thermopile formed on the beam surface. The large thermal mass of the 
substrate provides an effectively constant température heat sink at the fixed end of the 
beam. Thermal applications of cantilevers are in température and flow sensing. For a 
cantilever it can be shown that the thermal sheet résistance, R. ( is given by [9] 
( 6 Â > 
where 
k = thermal conductivity 
r = cantilever thickness 
Considering the case where the cantilever is in a vacuum (there is no heat loss via 
conduction or radiation), the thermal résistance, R, h of the cantilever is given by 
équation 6.5 [9] 
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where 
k — thermal conductivity 
t = cantilever thickness 
/ = length of cantilever along which the temperature différence is being measured 
d = width of the cantilever 
This équation implies that a good thermal sensor requires long, narrow, thin 
cantilevers with constant thermal properties, as displayed by the single crystal Silicon 
of S I M O X . Returning to the 'typical ' S I M O X cantilever discussed above, the thermal 
résistance of such a structure would be in the région of 1.3xl0 5 kW' 1 . This is a high 
thermal résistance as predicted from the interprétation of the équation and would be 
expected to resuit in a device with high sensitivity. To further increase the sensitivity, 
the design could be readily narrowed and lengthened by a simple mask design change 
and a piate added to the free end to allow a Iarger area o f interaction with the heating 
source. 
6.2 MICROBRIDGES OR M I C R O B E A MS 
A microbridge is effectively a rectangular plate clamped on two opposite sides which 
is free to deflect at its centre. These are also fundamental structures for 
micromachined sensors and other applications, the same ideal material properties 
discussed for cantilevers apply here. Bridges are frequently used in sensors for the 
measurement o f parameters such as force, stress, thermal fluctuations and flow. As the 
measurand is applied the résultant bridge deflection, change in stress or résonant 
frequency can be measured, for example by capacitive or piezoresistive means. A 
typical example of a sensor which utilizes a résonant microbridge is a chemical 
vapour sensor, in this case the absorption of vapour onto a cantilever w i l l alter the 
beam mass and therefore the résonant frequency [8]. 
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A range of microbridges of varying dimensions were fabricated from S I M O X during 
this work. Some examples of these structures are shown in the micrographs in figure 
6.3. 
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Figure 6.3 S E M micrographs of monocrystalline microbridges fabricated from 
SIMOX during this work 
The micrographs in figure 6.3 (i)-(iv) show a range of bridges o f various lengths and 
widths, they are well defined and clearly completely released from the substrate. In 
each case the separation is 0.4 um, resulting from removal of the buried oxide layer 
by underetching. They appear generally free from bowing or buckling. The fabricated 
bridges ranged from 3 to 12 urn in length and 1 to 5 urn in width, the thickness of 
each bridge was 0.2 urn. In contrast with many 'microbridges' which have been 
reported [10] the dimensions of the devices shown in figure 6.3 are significantly 
smaller and represent true microstructures, together with the all the benefits of single 
crystal silicon. 
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In the following sections some applications o f microbridges wi l l be considered and 
the likely performance of a ' typical ' S I M O X microbridge fabricated from 
monocrystalline silicon is estimated. The dimensions of this typical bridge are length 
= 6 um, width = 1 um and thickness = 0.2 um. However, as the micrographs in figure 
6.3 show, bridges with twice the length of the ' typical ' example used here were 
readily fabricated by the method developed in this work. Figure 6.4 shows a 
diagrammatic représentation of a microbridge under deflection by a force, F . 
1 = length, d = width, t = thickness and w = deflection 
Figure 6.4 Diagrammatic représentation of a typical SIMOX microbridge 
Microbridges are commonly used in the résonance mode in sensing applications. In 
this case changes in a property to be measured are transformed into changes in stress, 
mass or form of the vibrating microbridge élément, which in turn changes its résonant 
frequency. The résonant frequency of a microbridge under conditions of no applied 
load is described by équation 6.6 [9]. 
where 
(6.6) 
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where 
f0 = resonant frequency 
/ = beam length 
t - beam thickness 
E = Youngs modulus 
p - density of beam material 
v = Poissons ratio 
It can be seen from equation 6.6 that the resonant frequency wi l l be increased by 
increasing the microbridge thickness or with greater effect by decreasing the 
microbridge length. The application of equation 6.6 to the typical S I M O X 
microbridge yields a resonant frequency of 65.5 M H z . This compares well to reported 
devices, for example a resonant frequency of 2.5 M H z was measured for a much 
larger 100 x 5 x 0.43 um bridge made of Silicon nitride on monocrystalline Silicon 
which has been used in a mechanical light modulator [11]. However, all Silicon 
S I M O X device would be expected to display a higher Q factor and better temperature 
stability than this multilayer example. The Q factor is a criticai parameter for 
resonator sensors, this is dependent on the resonance/amplitude characteristics and a 
high Q factor results in a sensor which displays high resolution, accuracy and long 
term stability. The S I M O X microbridges fabricated in this work would be expected to 
display high performance due to the intrinsically high Q factor o f the single crystal 
Silicon material. The high mechanical quality of single crystal Silicon enables stable, 
high resolution sensors to be realised with high sensitivity to the measureand. A 
specific application of a resonant bridge microsensor is for the measurement of force 
[12]. A n externally applied axial force results in changes in the stress at the ends of 
the vibrating Silicon bridge. This alters the resonant frequency of Vibration which can 
be detected to give a measurement of the applied force. 
A n alternative method of Operation for a microbridge in a sensing application is to use 
the thermal properties of the microbridge. Here the benefits of the bridge structure are 
thermal isolation from the Substrate due to the suspended nature of the structure and 
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small thermal mass resulting in fast response times. Depending on the application and 
operating environment of such a structure, the mechanical quality of the bridge, for 
example its residual stress may also become important. A n example of a thermal 
application for a bridge structure is a radiation thermocouple in which a hot junction 
'wire ' is free standing above the substrate [13]. Absorbed radiation heats the wire, 
while the much larger cold junction in contact with the substrate remains at ambient. 
This type of device can be used as a single élément in a detector array. 
6.3 L A T E R A L FIELD EMISSION TIPS 
Conical shaped lateral facing tips, which could have a use as lateral field emitters 
have also been realised from S I M O X in the current studies. Such devices are 
commonly employed for use in field émission diodes. There is much interest in the 
development of field emitters due to their insensitivity to conditions of high 
temperature and radiation. Lateral field emitters have several benefits over vertical 
designs in terms of high speed and high frequency opération [14]. The principle of 
opération of the emitters is that they are so sharp that a local field is generated which 
is sufficiently strong to induce quantum mechanical tunnelling between the électrodes. 
The tum on voltage is the applied voltage at which current begins to flow. The criticai 
Parameters for the fabrication of lateral field emitters are precise control of the inter-
électrode spacing, sharpness of the tips and long term stability. The use of single 
crystal Silicon for the tips is expected to improve the long term stability of devices 
over those reported in alternative materials [14]. Likely applications for field emitters 
are in fìat panel displays [14] and tactile sensing [15]. A n alternative area of 
application is vacuum microelectronic devices [16]. This is currently a very active 
research field and transistors fabricated in this way offer higher voltage and higher 
frequency opération compared with solid state devices. A variety of différent shaped 
emitter tips were fabricated from S I M O X using the underetch technique and some of 
thèse are presented in figure 6.5 (i)-(v). 
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Figure 6.5 A sélection of fieltl emitter tips realised from SIMOX 
Thèse S E M micrographs show a high degree of miniaturisation and sharpness in the 
fabricated tips, in some cases (as shown in figures 6.5 (i) and (v)), in three 
dimensions. This is expected to facilitate the génération of a sufficiently strong local 
field to achieve émission and the tips are sharper than alternative, reported emitters 
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[14]. The tips can clearly be seen as suspended above the substrate. The smallest tip in 
figure 6.5 (i) is just 2 um in length with other tip lengths ranging up to ~7 um. In the 
case of this smallest tip, a slight upward curi can be seen at the free end. This is 
thought to be due to residuai stress, which may be reduced by annealing after release. 
To the author's knowledge the only other structures similar to the latéral, single 
crystal silicon, atomically sharp tips fabricated here, are those reported by Park et. al. 
[14] in 1997. Although this report claimed to be the first example of this type of 
device, they appeared after the S I M O X tips described here were reported. A 
quantitative comparison of the two structures is difficult in the absence of actual field 
émission data. However a qualitative estimate of performance can be made by 
comparison of the relative sharpness o f the S I M O X tips fabricated here, with those 
reported by Park et. al. [14]. The tips have been represented in figure 6.6 as a cone 
with the sharpness defined in terms of the angle 0 of the cone. 
where 
h = height of cone, r = radius of cone and 0 = angle of cone 
Figure 6.6 Conical model of a latéral field emitting tip 
For the sharp tips fabricated by Park, the conical angle at the top o f the point has been 
calculated from the relationship between h and r given in équation 6.7. The values for 
h and r were interpreted from the published micrographs in référence [14] to give a 
calculated angle (which is an indication of tip sharpness) of ~ 48.45°. 
0 r 
tan — = — 
2 h 
(6-7) 
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The same calculation has been applied to the tip fabricated in the current study and 
shown in figure 6.6 (i), for this structure, the cone angle was calculated as 17.06°. 
Park's analysis of IV plots gained from sharp and blunt tips indicated that their 
sharper tip achieves a turn on voltage as low as 22 V but the operating voltage is 38 
V , while the blunt tip measures 25 V and 35 V for thèse parameters respectively. In 
this case the operating voltage is defined as that required to achieve an output of 6 
uAtip" 1. Since the S I M O X tips fabricated here appear considerably sharper in both x 
and y, by considering Park's results this would lead us to expect that thèse devices 
nave a decreased emitting area. By considering the relationship given in équation 6.8 
[14], this would relate to a squared increase in the field enhancement factor, resulting 
in a lower turn on voltage and therefore reduced device power consumption. 
A « y (6-8) 
where 
A = emitting area 
ß - enhancement factor 
Since the tips described by Park are stated as turning on and operating at the lowest 
voltages reported, compared to other devices, the S I M O X tips, which are sharper but 
otherwise alike could be expected to lower thèse turn on and operating voltages still 
further. 
6.4 G E A R S A N D M I C R O M O T O R S 
A gear wheel is a fully released mechanical structure with an exact design determined 
by ïts specific application. Gears wheels are an important microstructure since they 
are not limited to one application area. For example they can be used to sensé, to 
allow sensed signais to actuate or as part of a more complex system to form a 
microrobot to perform specific tasks. A n example is the use of microgear wheels in 
the cleaning of blood arteries. Gear trains, cranks and manipulators have ail been 
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successfully fabricated [17]. Possibly the most common use o f gear wheels is their 
incorporation into micromotors to operate as the rotor, the following sections wi l l 
concentrate on this application. Micromotors are actuators capable of unrestrained 
motion in at least one degree of freedom [17]. Micromotors are being increasingly 
researched, resulting in improvements in both performance and lifetime of fabricated 
devices. However, small motive torque, high friction and mechanical coupling remain 
problematic, while repeatability and reliability are compromised by a lack of 
understanding of the failure mechanisms. Devices may be fabricated ready assembled 
or as discrete components for assembly. A n ideal rotor w i l l have smooth surfaces to 
reduce friction, low stress to reduce warpage and high fracture strain [17]. ïn thèse 
aspects a S I M O X design should excel, with wet etch définition resulting in smoother 
edges than the more usuai dry etched designs and single crystal Silicon providing low 
stress, avoiding the problems reported with polysilicon rotor warpage. Gear wheels 
were fabricated from S I M O X using the underetch technique, examples are shown in 
figure 6.7. 
(0 («) 
Figure 6.7 A monocrystalline silicon structure fabricated from SIMOX for 
application as a gear wheel or rotor 
The monocrystalline silicon gear wheels are intended for full release and not 
suspension, however, to allow micrographs to be taken o f the devices in situ, the 
structures shown above are approximately 90% released. Despite the high degree of 
release there are no signs o f warpage resulting from residual stress. The wheels 
fabricated from S I M O X vary in design but are typically of the Order of 90 um in 
diameter. 
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For micromotors, electrical actuation has shown benefits over magnetic, scaling to 
microstructures better and requiring only IC compatible materials. Piezoelectric 
ultrasonic motors [18] benefit from high torque to speed ratios, eradication of friction 
and warpage problems and are suited to conductive fluid environments. In electric 
motors, the attractive and repulsive forces transfer charge distributions to the 
electrodes to achieve motion. The mobile electrode is the rotor and the stationary, the 
stator. Variable capacitance is the main mode of operation, here motors store 
electrical energy in the variable stator-rotor gap and the change in capacitance in the 
direction of motion is proportional to the output torque of the motor. In micromotor 
operation optimum torque is desirable. For this reason rotary designs have dominated 
due to a higher force to torque leverage compared with linear styles. Side drive motors 
have proved preferable to top drive, due to rotor instability and planarisation problems 
with the later [19], 
Commonly reported motors are therefore electric, variable capacitive, rotary side 
drive devices which are either salient pole or harmonic (wobble) motors. These 
configurations are shown in figure 6.8. Typical parameters reported for such devices 
are [17]: 
• motive torque l O p N m 
• operating voltage 25-100 V 
• air gap 1 -3 urn 
• electric field intensities 10 s V m ' 1 
(across gap) 
• lifetime millions of cycles 
• operating speed 700-15000 rpm 
rotor 
stator 
bearing rotor 
(i) (ü) 
Figure 6.8 (Î) wobble and (ii) salient pole motor designs 
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For operation, the salient pole motor relies on tangential electrostatic forces, 
excitation is applied to the stator with opposite poles o f the same phase excited with 
equal voltages of opposite polarities. Wobble motors are operated by normal electric 
fields attracting the grounded rotor to the excited stator pole, the speed of operation is 
proportional to the electric signal frequency with a proportionality constant of the gear 
ratio. For comparable designs, wobble motors provide greater motive torque than 
salient pole designs. A l l motors currently suffer from friction due to the rotor weight 
and electrostatic attraction with static friction demonstrated to be larger than dynamic. 
Wear also limits the motor lifetime due to both wear of components and the build up 
of wear generated particles. The operation is significantly affected by the rotor reléase 
process and operating environment. 
Having discussed the operation of micromotors it can be seen that for optimum 
operation devices should be physically small to result in low moments of inertia 
which develop low internal stresses during operation [19]. Low temperature 
sensitivity is also a prerequisite. This indicates that an all silicon desígn with the low 
intrinsic stress of single crystal structure without the presence o f multilayers w i l l be 
appropriate for this application. In addition the underetch technology described in this 
thesis allows the fabrication of gear wheels or rotors of much smaller dimensions then 
many of those reported in the literature which range from -125 - 8000 um. This type 
of micromotor has many applications, for example microsurgery and sensing 
application such as blood flow measurement [20]. In this case the field from the 
microscopic magnet rotor wi l l , as it rotates, modulate the resistivity of a permalloy. 
The resistivity gives an electrical signal frequency proportional to the rotation rate and 
therefore blood velocity. 
6.5 R E S O N A T O R S 
Resonator structures have a vast application field and are one of the most common 
structures utilised in microsensors. These devices have an element which vibrâtes at 
résonance which changes frequency as a result of a physical or chemical change. The 
sensitivity can potentially be much larger than in other methods of détection, for 
example a résonant sensor examining the change in stress o f a suspended element can 
be 100 times more sensitive than a piezoresistive device [8]. A resonator must be 
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designed to have sufficient input parameter sensitivity and selectivity to allow 
measurement. The critical factors for resonator operation are material, fabrication 
technique, vibrational mode, Q factor and temperature sensitivity. As discussed earlier 
in this chapter, the Q factor is related to the shape of the resonance peak in the 
frequency/amplitude graph which describes resonant behaviour. A high Q factor is 
desirable to simplify the control electronics, minimise the effect o f drive electronics, 
and implies low, unwanted coupling with the external environment. With a high Q, 
resonator performance can be made almost entirely dependent on the mechanical 
properties of the element, making the correct material selection paramount in device 
design. 
Although bridges, cantilevers and diaphragms are the most commonly used resonant 
structures (as discussed in the relevant sections) more complex structures can be used 
to improve performance. Applications of this type of resonators are in high 
performance pressure and acceleration sensors [8, 21]. 
Sensor performance can be increased by several orders of magnitude by designing a 
device which: 
(i) enhances non fundamental modes of vibration and avoids interference from 
unwanted modes. 
(ii) has balanced vibrational modes, for example by using two plates vibrating in 
antiphase. 
(iii) allows effective internal fluid transport along the resonator surface. 
(iv) facilitates fluid movement between the two sides of the vibrating element, for 
example by the incorporation of holes to reduce damping. 
Several resonators have been reported in the literature with complex structures to 
enhance or modify performance. To demonstrate the utility of S I M O X for the 
formation of such structures a number of the more complex designs were incorporated 
in the mask used during this work. Some examples of fully suspended resonator 
structures fabricated from S I M O X are shown in figure 6.9. 
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Figure 6.9 Optical and Scanning électron micrographs of various resonator 
structures fabricated in this work 
The well defined resonators in figure 6.9 can clearly be seen as suspended above the 
substrate with no sign o f bowing. The designs shown include features to encourage 
non fondamental, balanced modes of vibration while providing holes through the 
resonator to reduce air damping. The incorporation o f thèse holes combines well with 
the S I M O X fabrication technique allowing access to the buried oxide layer at several 
locations and therefore reducing the underetch time required to fabricate the device. 
The largest contribution to the température sensitivity o f resonators, typically several 
%°C'\ cornes frorn thermal expansion coefficient mismatch. To reduce this effect, 
multilayers should be avoided and the resonator, supports and mount made from the 
same material. For the S I M O X devices fabricated in this work, as shown in figure 6.9, 
the resonator, supports and mount would ail be single crystal silicon. Calculations 
have shown that in this case the température dependence of the résonant frequency 
would be determined only by the température dependence of the elastic constants, 
typically as low as 10 ppm°C"', reducing cross sensitivity [8]. 
The materials commonly used for résonant sensors are silicon and quartz. The 
outstanding mechanical properties of single crystal silicon make it the most suitable, it 
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resonates with a high Q factor, can be micromachined and is low in defect and 
dislocation densities. Polysilicon has a lower Q factor and can suffer from stress 
resulting from déposition, while quartz cannot be micromachined by standard 
techniques. However, where single crystal silicon doping is used to achieve etch 
selectivity, internai losses are caused by impurities and dislocations, typically 
reducing the Q factor from IO6 to 104. These losses can be neglected when undoped 
single crystal silicon is the resonator material as in the case of a device fabricated 
from S I M O X . A n example of a résonant pressure sensor has been reported consisting 
of two single crystal silicon plates, adjacent to each other and vibrating in antiphase 
[21], this has produced a Q factor of 20000. However, in order to etch this device by 
traditional methods heavy P+ doping was used to achieve etch selectivity, i f fabricated 
using the underetching of S I M O X developed in this thesis, P+ doping would be 
unnecessary and a higher Q factor and therefore improved performance would be 
expected. 
6.6 Q U A N T U M W I R E S 
Very thin wires which are suspended above the substrate have been reported in the 
literarure [22]. These can be used to study quantum and phonon transport effects at 
low temperature and as microfuses. These structures have been widely researched but 
Problems with fabricating such thin suspended structures have been encountered. If 
the wires can be made with a diameter less than the Fermi wavelength or dominant 
phonon wavelength then the energy states for the électrons and phonons respectively 
wi l l display one dimensionai quantisation, devices which are 0.6 um in width have 
been reported for this purpose. In the case of S I M O X wires this would simply require 
a change to the mask dimensions. Quantum effects necessitate that the wires must 
minimise scattering and be free standing to provide isolation from the substrate. 
Currently the main application of quantum wires is for research into thèse effects 
themselves, however, a sensitivity to light and heat has been observed [19], this could 
be utilised for specific sensing applications. 
Thin wire structures were fabricated from S I M O X in this work, a typical device is 
shown in figure 6.10. 
268 
t.- 5« EHI- ¿5.0 *V 
H 
Figure 6.10 A micrograph of a fine single erystal Silicon ni re fabricated in this 
work 
The structure fabricated from S I M O X shown in 6.10, has approximate dimensions of 
2 x 0.2 x 0.2 p.m. The wire can be seen as clearly suspended above the substrate and 
self supporting, Similar wires have been shown to withstand a current density in the 
région of 106 Am" 2 [19]. The single erystal Silicon material used for the device shown 
in figure 6.10 would be expected to show improved performance due to reduced 
scattering compared with équivalent devices which have been fabricated from 
polysilicon [22]. 
6.7 ' B R I D G E O F H O L E S ' 
This structure combines a one dimensionai photonic erystal with a two dimensionai 
waveguide through which light can travel by total internai reflection [23]. The design 
is a microbridge through which reguiarly spaced holes have been made. This design is 
expected to display reduced losses particularly around corners compared with 
conventional waveguides. Such a structure could be used to form the connections in 
optoelectronic circuitry with low losses. The benefits o f optoelectronic circuits over 
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electronic ones are lower power and no résistance or heat generation problems at 
reduced dimensions, this could result in a faster information processing [23]. If one of 
the regular holes in the bridge were omitted to introduce an irregularity, light of a 
particular frequency could be confined. Such a structure could be implemented in 
lasers, photonic switches or waveguides [23]. 
Several 'bridge of holes' type structures were fabricated from S I M O X , a plan and side 
view are shown in figure 6.11. 
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Figure 6.11 Micrographs of a 'bridge of holes' fabricated in this work. 
In figure 6.11 (i), the white area shows the area of undercut, figure 6.11 (ii) confirms 
the full reléase of thèse areas. The 'holes' and bridging sections can be clearly seen. 
The bridge dimensions are approximately 40 um long by 4 um wide, similar to 
reported structure dimensions [23]. 
If the holes are at a spacing comparable to the wavelength of Hght, -0.5 um, cavities 
with 100 % confinement efficiency are expected. B y using différent cavity designs, 
devices with tuneable frequency confinement could be achieved. Thèse type of 
structures could be readily achieved in single crystal silicon as demonstrated by figure 
6.11 which would offer improvements both optically and mechanically over the 
reported polysilicon design. The additional benefit is that the novel method of 
fabrication from S I M O X , developed in this thesis facilitâtes fabrication with only half 
the number of masking steps of the reported process [23], resulting in a réduction in 
fabrication complexity, time and cost. 
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6.8 S U M M A R Y 
In the preceding sections a brief overview of several microstructures fundamental to 
microsystems has been given. In each case an example of such a structure made 
during this work using the novel S I M O X technology has been presented. Several of 
the microstructures have been modelled using simple calculations. These have 
demonstrated high theoretical performance resulting from features such as the 
monocrystalline material and small, controlled thicknesses characteristic of the 
S I M O X material. A n illustration of the advantages of each device over reported 
designs has typically been given. It should be noted that the designs and in particular 
the processing times were not optimised for each microstructure and it is expected that 
further improvements could be achieved. Changes in lateral dimensions can be easily 
implemented by mask changes, while vertical dimensions can be varied by the use of 
different S I M O X material specifications. These two factors could be used to change 
the performance parameters of the structures to make them applicable to a different 
operational range. 
The primary benefits of the novel technology developed in this work, to a range of 
'building block' microstructures, are the excellent mechanical properties of single 
crystal silicon - virtually no hysteresis or creep, the ease of fabrication - reduced 
number of mask steps, combined with one sided processing and temperature stability 
due to the all silicon design. This should result in improved performance and reduced 
fabrication costs. These benefits are similar to those apparent from the in depth study 
of the pressure sensor presented in chapters 3, 4 and 5. The illustration of the 
applicability of this work to a number o f fundamental micrstructures adds to its 
significance. 
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CHAPTER 7 
C H A P T E R 7: CONCLUSION 
7.1 PROJECT CONCLUSION 
7.2 F U R T H E R W O R K 
7.3 R E F E R E N C E S 
7.1 P R O J E C T CONCLUSION 
The principle aim of this project was to design, fabricate and evaluate a novel 
capacitive pressure sensor. This was to be achieved using a combination of advanced, 
application specific micromachining techniques combined with SOI substrates. The 
importance of developing a technology by which cavities can be formed routinely lies 
in the extensive use of this structure in microsensors and microstructures based on 
suspended mass. To demonstrate this, some alternative microstructures have been 
fabricated as examples, to demonstrate the versatility and importance of this approach. 
The incentives which drive this work come from a combination of the huge sensors 
market and the potential of the novel device developed in this work to provide 
improvements in performance over existing devices. Indeed there are reports [1] of 
inadequacies in the field of sensing, such as a continuing need for very small, accurate 
and highly sensitive pressure sensors for medical applications. The S I M O X pressure 
sensor is intended to address these needs. The anticipated benefits of the SOI device 
result from the use of monocrystalline silicon as the mechanical element material and 
the small, controlled plate thickness and separation, combined with the advantages of 
an array, such as high output and redundancy tolerance. There are in addition, several 
fabrication related benefits such as single-sided processing, resulting in shorter etch 
times and smaller, stronger chips and also the avoidance of bonding or implantation 
for etch stops which allows a dopant free diaphragm to be realised. 
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A review of current research, materials and technologies was initially conducted; this 
directed the work towards the use of S I M O X material due to its high mechanical 
quality, maturity and availability. Lithography techniques, a variety o f wet and dry 
etchants and metallisation schemes, were experimentally evaluated. This allowed the 
identification of the most suitable procedure for each step o f the process of S I M O X 
pressure sensor fabrication. The silicon etchant selected was a potassium 
permanganate solution with a composition of 0.6 g KJvln0 4 , 280 ml H 2 0 and 20 ml 
50 % H F . Controlled underetching of the buried silicon dioxide was carried out with 
an buffered HF solution comprising 60 ml H F , 420 ml N H 4 F . A series of low surface 
tension rinses was then introduced to overcome the effects of stiction and thus 
increase yield. Aluminium metallisation was then added to provide an electrical 
interface for measurement. Photoresist plugging was used to achieve a sealed 
diaphragm which would deflect under applied pressure. 
Theoretical modelling of the sensor structure was carried out to determine the design 
of the device. Calculations indicated that the application o f pressure would not result 
in diaphragm breakage. Temperature dependence resulting from air trapped in the 
cavity was shown to be insignificant within the expected temperature range of 
application. Also , calculations indicated that electrostatic effects resulting from the 
application of voltage would not affect performance at the voltages typically used for 
measurement. A n interesting point arising from the analysis was that, for the 
dimensions used, the restriction of this technology to the fabrication o f a circular 
diaphragm offers several benefits, compared to square diaphragms. These include a 
similar sensitivity and decreased levels of stress resulting in a higher rupture pressure. 
Having established a viable sensor design, together with a well controlled high yield 
fabrication sequence, which included overcoming a number of problems specific to 
this structure, a range of pressure sensing diaphragm arrays was manufactured. To the 
author's knowledge, the devices developed here represent the first reported pressure 
sensors made from S I M O X and the first S I M O X microstructures to utilize the benefit 
of monocrystalline silicon for the manufacture of the mechanical element. These 
sensors were then evaluated for performance under conditions of applied pressure and 
temperature. It should be noted that the work presented here could be regarded as a 
first iteration of the design and the performance of the devices would inevitably be 
improved with further development. Furthermore, a degree of automation of the 
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process would be required for commercialisation of the sensor and this would in turn 
increase the fabrication repeatability for the device. The sensor was found to have a 
high sensitivity of 0.0027 pF/mmHg, non-linearity of 0.016 % F S , repeatability of 
0.01 % F S O , and a hystérésis within the margins of measurement error. This compares 
well with the predicted performance based on the calculations and the material 
properties. Many of thèse performance parameters exceed those reported in the 
literature for similar devices; the sensitivity in particular is the highest yet reported. 
In addition to the pressure sensor, a number of alternative micro structures have been 
fabricated using the same process séquence as the pressure sensor. Thèse have been 
illustrated with the inclusion of several micrographs and a discussion of each structure 
to highlight the performance benefits offered by this novel S I M O X process. 
In summary the aims have been achieved by the design, fabrication and évaluation of 
a capacitive, diaphragm array, pressure sensor from S I M O X material. It has been 
demonstrated that this can be fabricated with high yield and provides high 
performance in many respects, reflecting in particular the high mechanical quality of 
the monocrystalline diaphragm. The performance suggests that this sensor is suitable, 
with some further development, for use in médical applications where no appropriate 
device currently exists. The topics covered in this project have also created several 
opportunities for further work. 
7.2 F U R T H E R W O R K 
This project has successfully achieved its aims, in so doing, it has raised several 
recommendations for further work. The sensors requires further évaluation in terms of 
faiiure analysis. This would determine the reliability and lifetime expectancy of the 
sensor. Packaging, suitable for the sensor application, also requires évaluation and 
development. 
Within the bounds defined by the modelling and the limits of the underetching 
procedure, the sensor dimensions could be easily adjusted to extend the application of 
the sensor to alternative fields of pressure sensing which require différent pressure 
ranges. Additions could be made to the current structure to increase performance, for 
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example a référence cavity could be included to allow 'normalization' and on chip 
electronics could be developed to enhance the measurement techniques. 
The exploitation of this technology for the fabrication of the basic components of 
alternative structures has been touched on in this work and has demonstrated high 
potential. Thèse possibilities could be pursued further by the fabrication and 
évaluation of complète devices for many other sensing and actuating applications. 
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A CAPACITIVE PRESSURE SENSOR FABRICATED BY A 
COMBINATION OF SIMOX (SOI) SUBSTRATES AND 
NOVEL ETCHING TECHNIQUES 
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Silicon technology has been employed for several years for the 
manufacture of pressure sensors for the vast world-wide market. 
However many popular designs suffer from process induced stresses. 
The structure described in this paper, has been designed from silicon 
on insulator (SOI) material. In addition to avoiding these traditional 
problems, circuitry can be teadily incorporated due to the use of 
standard processing steps. The monocrystalline silicon diaphragm 
is expected to display improved performance over more common 
materials used for the sensing element. The fabrication process 
begins with the opening of a window in the top silicon by wet or dry 
etching. Through this opening, with the surrounding silicon acting as 
a mask, buffered hydrogen fluoride is used to isotropically etch the 
buried silicon dioxide to form a cavity. When a pressure is applied 
to the device, the diaphragm deflects, detected by an increase in 
the capacitance between the diaphragm and substrate. By avoiding 
back etching, chip size and etch time are reduced while mechanical 
strength is increased. The pressure sensor is designed to measure in 
the range 0-250 mmHg and to achieve this many single diaphragms 
are interconnected in a matrix arrangement. This novel fabrication 
technique can be applied to the manufacture of many microstructures 
for other sensing and actuating applications. 
1. INTRODUCTION 
Many pressure sensors exist with various measurement 
ranges and applications. Silicon technology has been 
successful in the precision and low cost (low accuracy) 
sectors of the market. The total pressure sensor sales in 
Western Europe are predicted to be 35.7 million units by 
1977 [1). There has been a recent trend towards capacitive 
devices [2], away from piezoresistive designs for several 
reasons including their inherent difficulties with long term 
stability, low pressure measurements, temperature drift 
and low yield [3]. Common methods for fabrication of 
capacitive pressure sensors include boron doping, silicon 
direct wafer bonding or bonding to pyrex substrates. 
The high boron doping acts as an etch stop but can 
result in high stress which is problematic for suspended 
structures. Silicon wafer bonding can cause diaphragm 
warping, require high temperature and the resulting films 
can have unbounded areas and trapped bubbles [7]. Pyrcx 
bonding can lead to a mismatch in thermal expansion 
coefficients between diaphragm and substrate at high and 
low temperatures resulting in stress [6]. The undoped 
structure designed here docs not suffer from these process 
induced stresses and allows the incorporation of circuitry 
in the structures [4], [5]. 
The design described below avoids these processing 
problems and incorporates a monocrystalline silicon di-
aphragm which has improved performance over polysili-
con, silicon nitride and other material layers common in 
sensing elements. Further design benefits arc provided by 
the SIMOX material producing a thin diaphragm and small 
cavity depth — both well controlled; resulting in high sta-
bility and reproducibility and the provision of natural etch 
stops without necessitating implantation for high doping 
levels or electrochemical control. 
The fabrication procedure is simple, using few masking 
steps and front side only processing. This increases the 
mechanical strength-of the chip and reduces the size 
and process time over back, or front and back etched 
designs. The metal contacts and bonding pads can be 
formed using aluminium deposition. A window is then 
dry etched through the top silicon layer and using the 
same photoresist mask this is then underetched to form a 
diaphragm suspended above a cavity. This is achieved by 
the removal of a section of the buried silicon dioxide in 
buffered hydrogen fluoride, using etch time to control the 
diaphragm diameter and ultimately pressure measurement 
range. 
The production of this performance pressure sensor 
demonstrates the feasibility of SIMOX technology. The 
significance is increased by the applicability of this technol-
ogy to the fabrication of other microstructures for sensing 
and actuating applications. 
2. FABRICATION AND DISCUSSION 
The simple process sequence from the initial SIMOX 
wafer is shown in Fig. 1. A small window is etched through 
the top silicon layer to expose the buried oxide, using a 
photoresist mask. For this, a silicon etchant with a slow 
etch rate and with silicon:silicon dioxide selectivity was 
required. Both wet and dry (RTE) etching procedures have 
been investigated for this step and currently a potassium 
permanganate based wet etch has been implemented. 
The buried oxide is then etched from below the silicon to 
form a cavity. A number of possible etchants were inves-
tigated and an appropriate solution and etching procedure 
was determined and characterized for the controlled lateral 
etching of silicon dioxide. The important criteria being a 
high etch rate and high selectivity over silicon to minimize 
effects on the silicon top layer.. There is a linear rela-
tionship between etch time and undcrctch distance, which 
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is indepcndent of the size of the etch window within the 
expérimental range used. 
5) 3 L" 
2) 6) 
3) 7) 1 C 
4) LT lilüliiii) I I IHIIMIII Silicon 
E—3 Silicon Dioxide 
Photoresist 
fig. i. 77ie fabrication procedure 
The challenge of retaining metallization through a long 
hydrogcn fïuoride etch, was addresscd and overcome either 
by using a thick metallization layer which could be retained 
unprotected through etching or by application of the metal 
as a final step, subséquent to diaphragm formation and 
protection. In either case the metal layer is deposited 
by magnetron sputtering and defined by photolithography 
and etching. It is then sintered to form interconnects and 
contact pads. 
The access window and therefore, diaphragm arc circu-
lar, this increases sensit ivi ty and éliminâtes cracking from 
stress concentration at Sharp corners of the access Win-
dows, a problem which was initially expericnccd. A séries 
of low surface tension rinscs was developcd to reduce the 
likelihood of stiction, another common cause of diaphragm 
collapsc and therefore devïcc failure, often seen in early 
fabrications [8]. Stiction is common in microstructure fab-
rication. It is an effect thought to be causcd by a combi-
nation of van der Waals and other forces which pull the 
suspenòed élément into contact with the Substrate where 
it becomes stuck, ultimately resulting in devicc failure. 
This occurs as the rinse water, trapped under or inside a 
structure dries following etching. Finite élément modelling 
has becn used to œrifirm the feasibility of this structure 
and aid its design. Results indicate that the maximum di-
aphragm stress occurs around the central etch window but 
is well below the fracture stress for Silicon. 
A single diaphragm device was then successfully fab-
ricated using the optimized fabrication routine described 
above (Fig. 2). To increase the device output with re-
spect to parasitic capacitances, an interconnected matrix 
of thesc single diaphragms has now been designed and 
fabricated. The matrix comprising of 2500 single sensing 
membranes has an cxpected full scale capacitance change 
of 10 pF. Il is bclieved that single device failure will be 
relatively insignincant (Fig. 3). 
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Fig. 2. Tlic suìglc diaplwagni design 
a) Devicc design with interconnection; b) SEM image of a devicc 
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Simple 'functionalîty' tests were then carried out using 
a nitrogen stream directed at the diaphragm. A smali 
change in capachance could be detected, coinciding in 
time with the application of flow and not présent in the 
absence of nitrogen flow or with virgin SIMOX sampie 
(unetched). This has been attributed to the deflection of 
the diaphragms by the pressure of the nitrogen stream. 
More quantitative testing will follow. 
3. CONCLUSION 
Diaphragm arrays nave been fabricated with o high yicld 
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Abstract 
A number of sensor types are being researched at Middlesex University Microelectronics Centre (MUMEC): 
- a prototype Silicon anemometer has the dijfused resistors operating at 110°C, as the sensor éléments implemented in CMOS 
technology, which enables efficient Implementation of high performance analogue electronics suiiabte for sensor interfaces in a 
low cost Standard IC fabrication process. 
- a prototype capacitive Si-insulaior-Si, based on implanted Silicon substrates, allow sélective etching with controlied etch-stops to 
create well defined and stable micro machined structures for précision pressure sensors. 
• Silicon is again the Substrate on which i[im thin-film gold fine-line patterns have been constructed for interconnection of the 
subséquent déposition of a pattern oftwehe polypyrrole sensors (by another organisation). 
The examples ofresearch into sensor technologies demonstrate the continuing opportunités afforded by adapting silicon substrate 
technologies. Sensors built into silicon substrates can take advantage of the ability to create passive sensitive éléments in the 
Silicon and also of the opporiunity to integrate them with measurement and control circuits in order to achieve automaûc control 
and create "Smart" sensors. 
1. Introduction 
A number of sensor types are being researched 
at Middlesex University Microelectronics Centre 
(MUMEC): 
(a) an integrated silicon anemometer intended to replace 
the more expensive hot wire anemometer lo improve the 
accuracy of medicai diagnosis of patients suffering from 
obstructory pulmonary diseases; 
(b) a micro machined pressure sensor in silicon-on-
insulator Substrates for medicai applications requiring 
miniature, robust and reliable structures 
(c) microstructures on silicon Substrates as a base for 
arrayed polypyrrole aroma sensors. 
Each of thèse devices makes use of the 
capabtlities of the rescarchers at MUMEC io create 
designs and constructions of miniature devices on 
silicon and, subsequcmly, to exploit the opporiunity to 
integrate the sensor éléments with control and signal 
processing circuits using VLSI design technology. 
2. Principles of the intended sensors 
2. (a) Anemometer for peak flow measurement 
Anenometers mcasure wind speed or veiocity. 
Single wire Hot Wire Anemometers (HWAs) are used to 
measure a point veiocity. Typical industriai HWAs have a 
frequency response of many hundred kiloheriz and are 
useful for measuring localised turbulent flow. 
Conventional HWAs are usually constructed in a 
Wheaistone Bridge configuration. Typically, a tungsten 
wire mounted on the tip of a probe forms one élément of a 
bridge and a second, variable, élément is used to set the 
operating pointfl]. In constant current mode, the bridge 
supply current is maintained and an imbalance voltage is 
developed under flow conditions, which can be converted 
to a flow value from a calibration curve. The response is 
slow because of the delay in establishing a potential 
différence across the bridge for a given signal change. The 
alternative, constant temperature opération uses a feedback 
controller to maintain the sensor al a constant temperature. 
Düring flow and résultant cooling, the controller increases 
the current to re-balance ihe bridge. The increased current 
is the measure of the flow. This method gives a faster 
response than constant current. 
HWA Wheatstone Bridge configurations can be 
implemented in silicon[2] (Figure 1). Integrated with the 
sensor and bridge is a comparator which compares the 
temperature dépendent feedback from the measurement 
bridge with a référence voltage. The error signal so 
obtained, is power amplified and drives the heatcr bridge 
which heats the measurement bridge. Flow then results in 
constant average résistance in the measurement bridge. 
The response is fast, but a larger part of the heater current 
fìows in the cooler side, so decrcasing the temperature 
gradient and consequcntly the scnsitivity. The alternative, 
constant heaüng mode, desenbed earlier, gives a higher 
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output signal, but which is now a function of the power 
supply. 
The number of sensing elements in the bridge 
governs the maximum signal level possible. For maximum 
sensitivity in the Wheatstone Bridge: 
t\=Li and Z3=Zj (1) 
If Z(I+6) denotes the change in bridge element 
resistance, then the potential developed across the bridge is 
V A B = VI.5/(2+6) = VI.S/2 (2) 
The highest signal output is obtained by having two 
elements as sensors. The manner in which the sense 
elements are interconnected can also improve the output. If 
all resistors have a high positive temperature coefficient 
and the bridge elements are cross connected as in Figure 
2b, then the two sensing elements arc effectively on the 
same side of the bridge as in Figure 2c. Now the signal is 
the sum ofAZ/> and AZ4 and not the difference. This 
principle is embodied in the research prototypes described 
in Section 3. 
2. (b) Micro-machined capacitor pressure sensor 
The intention of this sensor research is to develop a 
sensing element by creating microstructures in silicon. The 
micro-structure is to be created by researching and 
developing a novel etching system, appropriate to the 
fabrication of diaphragms, micro-bridges and cantilevers 
from silicon-on-insulator (SOI) starting material. The 
sensing element itself is mono-crystalline silicon, giving 
mechanical properties and sensitivity improvements over 
traditional structures, resulting in a device combining high 
performance with low cost. The potential of this technique 
is being demonstrated by creating a miniature capacitive 
pressure sensor. The pressure sensor is intended for 
biomedical applications where devices must be small, 
accurate and highly sensitive. The required pressure range 
to be measured with this device is 66-330 millibar. 
A capacitive pressure sensor is potentially more 
accurate than other devices such as piezo-resistive sensors 
(which use the change in strain to indicate the applied 
pressure). These suffer high temperature drift, and the 
diaphragm thickness may not be below about 1 micron 
because of the junction depth required for the diffused 
resistors. This limits the lower pressure range of such 
sensors. 
In constructing the diaphragm of the present sensor 
using SOI starting material, a special benefit is the single 
crystal silicon top layer. This is ideally suited for the 
réalisation of well defined ultra thin diaphragms above a 
cavity formed wuhin the silicon dioxide layer, all on a 
silicon substrate. Most current devices use a diaphragm 
composed of either noncrystalline silicon or silicon 
dioxide. However, when grown, the oxide tends to form in 
layers. Whon the structure is then employed as a 
mechanical component, the layers shift over one another, 
so distorting the strain in the silicon, resulting in non-
calibrated outputs. For capacitive and vibration sensors, 
the consequence can be sudden changes in the apparent 
zero position, which is a most difficult error to 
compensate. Mono-crystalline silicon has greater 
mechanical strength, which is not degraded with repeated 
stress, and its mechanical and thermal properties are not 
dependent on the process. Also, there is no mismatch of 
thermal expansion coefficients between diaphragm and 
substrate materials, which can cause defects due to strain. 
Deflection of the diaphragm under applied pressure 
(Figure 3), causes capacitance changes between this top 
capacitive plate and the substrate, i.e. the bottom 
capacitive plate. An additional benefit of this structure is 
that the small, controlled plate separation can be utilised 
such that the cavity floor acts as a stop when over-
pressures are applied. Devices employing this feature can 
withstand over-pressures of up to 5000 psi [3]. 
Furthermore, this plate contact could actually be exploited 
as the sensory feature for certain device types, e.g. 
switches. An array of identical structures can be 
constructed [4] and the capacitance variations can be 
converted to voltage shifts, amplified and signal processed 
to produce a map of local pressure variation. It is 
important to minimise parasitic capacitances in both the 
sensing element and interfacing circuitry as the changes in 
device capacitance with applied pressure will be extremely 
small. 
2. (c) Microstructures for "sniffer" Sensors 
Silicon is again the base substrate on which l|im 
thin-film gold fine-line patterns have been constructed 
for interconnection of the subsequent deposition of a 
pattern of twelve polypyrrole sensors (by another 
organisation). The composition of each of the 
polypyrroles is tuned to absorb different combinations 
of ingredients of an aroma. The conductivity changes in 
each of the 12 elements is different and produces a 
unique "fingerprint" response for each aroma. 
The substrates are made by standard silicon 
processing techniques, having the advantages of a mature 
technology and the opportunity for mass production of the 
sensing units. The structure is relatively simple and the 
fabrication process has a small number of masking stages 
and therefore gives a high yield, which is important 
because an array of sensors are incorporated together to 
produce one sensing head. 
3. Realisation of preliminary sensor structures 
3. (a) Monolithic integrated intelligent flow sensors 
Integration of the readout and signal processing 
electronics achieves a compact module designed in the 
same suite and fabricated in the same process as the sensor 
elements. Using an operational amplifier as the basic 
building block, the sensor current 'or voltage can be 
amplified and the signal filtered and linearised. As the 
circuits operate hot, about 110°C, the circuit and 
technology must be relatively temperature insensitive. This 
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Fiçure I. Anemometer Wheatstone Bridge Configuration 
Fiçure 3. Schematic of Deflection of Diaphragm Over 
Micromachined Cavity 
FifUrf. *>, Scanning Electron Micrograph Showing 
Diaprhragm Over Micromachined Cavity 
B n 
I • I "Thunum, 
Figure 2. Alternative Positioning ofSensing Resistors 
a) . On Opposite Arms o/Wheatsone Bridge 
b) Cross-connected to be on 
c) Adjacent Arms of the Wheatstone Bridge 
Figure 4. Prototyps Monolithic Silicon Anemometer with 
Sensing and Heating Wheatsone Bridges Assembied on 
Ceramic Substrate With Thick Film Interconnections 
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is achievcd in CMOS operational amplifiers by biasing the 
gain stages at their zero temperature coefficient (ZTC) 
points. Biasing the current sources for each stage at their 
respective gate-source voltages in the saturation région is a 
simple way to achieve this [5]. 
Two différent sensor designs configurcd according 
to Figures 2a and 2b have been fabricated. Thus the 
sensors are in opposite arms of the bridge(Figure 2a) or on 
the same side of the bridge (Figure 2b). An inner bridge 
makes up the heater and uses resistors with aspect ratios 
idenùcal to those in the measuremeni bridge. The sensor 
éléments are 41 ohm n-well diffused resistors with a sheet 
résistance of 2000 ohms per square. The temperature 
coefficient of the resistors is given by 
R T = Ro{(l+aai-T 0)} (3) 
where RQ is the résistance at référence temperature TQ, R J 
is the résistance at an elevated temperature Tj , and a is 
the temperature coefficient of the material. 
Elee nom igration of the metalisaiion is avoided by 
using wide metalisations. The opportunity has been taken 
also to use the central part of the chip to include some test 
structures to experimeni with the eventual "smart" design. 
Thèse include operational amplifiers with and without a 
bias chain, différent bias circuits, active and passive 
components for temperature coefficient measurements and 
an automatic ZTC bias generator cell. Because of the 
unconventional use of the chip periphery io fabricate a 
sensor, a second ring of bonding pads has been laid oui 
between the sensor and test circuits. 
The sensor chips have been mounted on 14 pin 
ceramic dual-in-line substrates in order to provide extemal 
electrical connections and place the sensors imo a flow 
stream. Each die has been raised 50-100 m icrons above the 
substrate surface by using a printed thick-film dielectric on 
top of which the die has been glued wiih a non-conductive 
epoxy adhesive at each corner. The die size of 10 mm^ had 
less than 1 rnm^ in thermal contact with the substrate. 
Thick-film gold tracks provided wire bonding pads on the 
substrate. The assembly is shown on Figure 4. For flow 
measurements, the substrates were mounted on a printed 
circuit board ai die end of a stainless steel tube. 
3. (b) Micro-machined diaphragm 
The use of a composuc, monolithic, silicon-
insulator-sìlicon material allows fabrication using onlyone 
side of the wafer. This avoids complexitics of front-to-back 
mask alignment, the large chip size and processing lime 
required for eiching from the back. One sided wafer 
processing also results in a wafer of increased medianica! 
suength. 
The layering of the SOI material provides naturai 
etchstops, avoiding die need for: a) doping - which results 
in large lattice strains in the membrane owing to the high 
dopant concentrations required; and b) electrochemically 
controlied elehing which reqmres either a long diffusion 
lime or the epitaxial growtli of a ihick polysilicon iayer. 
Additionally, accurate control of the diaphragm thickness 
leads to a high sensitivity in the final device, good pressure 
range control with freedom from hystérésis and creep. The 
vertical dimensions of the SIMOX (silicon on ion-
implanted oxide) starting material, which détermines the 
diaphragm thickness and plate séparation, is another 
constraint. The basic parameters for design are diaphragm 
length, thickness and plate séparation. The optimum 
structure size for high sensitivity and miniaturisation has 
been determined by caiculation. Currently, the diaphragm 
dimensions being used are approximately 20 microns for 
the diaphragm diameter and 3 microns for the access 
window. 
Processing steps 
The cavity is created by latéral etching of the 
silicon dioxide through a small opening in the top silicon 
layer, over which the thin silicon then remains suspended 
as a fine membrane diaphragm. In order to open up the 
etch window in the top silicon, ali other areas must first be 
masked. For dry etching, positive photoresist is the mask 
material. The window is etched with a suitable gas which 
is anisotropie and ceases to etch at the oxide boundary. 
The next stage is to etch the cavity by removing the silicon 
dioxide below the top silicon layer through this window 
using an isotropie etchant, which selectively etches silicon 
dioxide and not silicon. The diameter of the diaphragm is 
controlied by controlling the lime of etching. The resulting 
structure.is a flexible diaphragm above a cavity (Figure 5). 
3. (c) Microstructures for "sniffer" Sensors 
The silicon wafers, which take no active part in 
their opération. This allows standard three inch diameter 
silicon wafers to bc used and keeps down the material and 
processing costs. 
A stable insulating base is provided by oxidising the 
silicon wafers in a steam ambient at 1050°C. Thus a 
sufficienUy ihick oxide layer may be grown in a reasonable 
lime scale. 
Silicon nitride passivation is used to avoid silicon 
particle impairment of wafer sawing. Photolithography of 
the passivation is used to define the active areas and the 
bonding pads. 
Photomask fabrication is done with care because the 
small features are difficult to achieve over the entire area 
of the photomask. Photolithography is done with positive 
resisi and contact alignment. Wafers are conditioned in an 
oven prior to surface silylation. The initial photolithograpy 
defines the contact metalisation layer which is provided by 
a thin layer of gold with a standard refractory metal 
adhésion layer. The integrity and définition of the 
structure the metal layer is processed using a standard lift-
off technique. This overcomes the problem of etch control 
when etching gold paitems in a mixture of potassium 
iodide and iodine where the etch rate can be difficult to 
control. 
Metals are deposited by electron beam evaporation to 
minimise the déposition of metal on the side wall of the 
features. This helps to reduce the generation of filaments 
which produce potential shorts when the metal is lifted off. 
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4. Expérimental restiIts 
4. (a) Monolithic integrated intelligent flow sensors 
The résistances of the sensor and the heater arc the 
same at 41.6 ohms. The high shect résistance of the well 
resistors gives rise io the necessary positive temperature 
coefficient, as shown in the calibraüon mcasuremeni 
(Figure 6). The équivalent résistance of the bridge is 
approximately doubled at 140°C. 
Air flow measurements have been carried oui by 
relative measurement, at room temperature ambient, using 
a calibrated hot film anemometer mounted the same 
distance into the test Chamber as the sensor under test 
With the gain of the constant temperature controller set at 
150 000, the transient response lime of the heater is 3 ms, 
with no overshoot. The résultant heater cuxrent variation 
with flow, and controlied constant sensor current are 
illustrated in Figures 7 and 8. 
The control circuit uses a fully differentiaJ current 
to voltage Converter to maintain the nuli deflection of the 
measurement bridge whilst allowìng a good common mode 
rejcction ratio. Both chip designs have been measured 
using both constant heater current and constant 
temperature modes. With the gain set at 560 V/A, ihe zero 
offset voltage for both sensors is 2 mV. The differential 
output voltages from the current-to-voltage converter for 
chip 1 for air flow in the range 3 to 15 m.sec"1 are plotted 
in Figure 9. Operation with constant heater current gives a 
higher signal output than with constant temperature. The 
observations conftrm that the sensor output at constant 
heater current increases with temperature, and thai 
negative feedback (i.e. lower temperature differential) 
reduccs the signal in constant temperature mode. The 
resulls obiained with chip 2 showed a tenfold increase as a 
result of the layout according io Figure 2b. While 
significant power is consumed in ihese early deviccs, it 
was because of the use of an unmodified mixcd-mode 
CMOS process. Power can be traded againsi cosi by design 
and process adjustments, for instance by thinning ihe back 
of the Silicon. Future designs will make use of available 
BiCMOS tcchnology. 
4. (b) Micro-machined diaphragm 
A reliablc and repeatable wct etching system has 
been estabiished by undertaking a survcy of sevcral 
différent etchants, comparing the elched features and 
determining die etch rate, undercut rate and profile. The 
etchant composition has been opumiscd and characteriscd, 
A glass piate mask prepared with sevcral variations on the 
design enables comparison of results. The cffccls of 
reducing the window size and the minimum size limit for 
succcssful etching have been determined. The taicrai etch 
rate is substantially slower than the vertical raie, due to 
diffusion limitation and problcms of transporiing reaction 
produci away from, and reactants to, the site. 
Single celi deviccs fabricated in ibis way 
demonstrate the feasibility of the fabrication method in 
SIMOX substrates. But. practica! probiems which reduce 
device yield arc: (i) the comers of the square diaphragms 
and access Windows caused points of weakness due to 
stress concentrations; and (ii) stiction between diaphragm. 
The solutions are: 
• Circular etch noies leading to circular diaphragms giving 
an expected réduction in the cracking. To achieve this the 
diaphragm diameter must bc greater than the side length 
of the square diaphragm initially tested. Currently a 
diaphragm diameter of 20 mm is being used. 
• Reactive ion etching inslead of wet etching to eliminate 
stiction [6,7]. 
In Order to operate the device in capacitive mode 
and to characicrise the structure, the task of overlayer 
doping and then metalising to form ohmic contacts is in 
hand, using an alloying fumace. Devising a suitable means 
of mechanìcally testing the structures is also proving 
challenging due to their very small dimensions. 
4. (c) Microstructures for "sniffer" Sensors 
A number of runs have been undertaken to ensure 
that the process séquence allows device fabrication by 
standard processes and will ultimately provide working 
devices. Optimisation of the performance parameters of 
the device may require a further development of the 
manufacturing process and the potential exists for further 
development of the manufacturing materials so that the 
effectìveness of other semiconductor materials can be 
assessed. 
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Figure 6. Caiibratìon of Sensing Resistors in Silicon 
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fjfure 9a. Differential Output Voltages of Chip I -
Connected With Sensing Resistors on Opposite Arms of 
\he Wheatstone Bridge • With Constant Current and 
Constant Temperature Operation. 
Flow velocity (m/s) 
•ure 9b. Differential Output Voltages of Chip 2 -
nnected With Sensing Resistors on Adjacent Arms of 
Wheatstone Bridge - With Constant Current and 
nstant Température Operation. 
5. Outlook and Conclusions 
S. (a) Monolithic integrated intelligent flow sensors 
The ability to design and fabricate viable integrated 
Wheatsione bridge flow sensors has bccn demonstrated. 
The cross-connected configuration clearly achieves 
significantly higher output. Power dissipation and 
response speed can be decreased by thinning the substrates 
and alternative layouts and technologies. Temperature 
effects on the operational amplifiers may be avoided by 
biasing them close tò their ZTC bias point. 
5. (b) Micro-machined diaphragm 
The project has so far demonstrated that it is 
possible to fabricate suspended mass microstructures using 
the combination of SIMOX material and undercutting. A 
wet etching method has been characterised and used to 
fabricate these although the yield was low. As a result 
Reactive Ion Etching is being investigated as an 
alternative and should allow greater control and smaller 
device geometry's to be realised. 
This is a novel fabrication technique which will 
enable the benefits of mono-crystalline silicon to be fully 
utilised resulting in high performance sensors for various 
parameter measurement. 
Valuable experience has already been gained into 
both the practical and theoretical aspects of 
microstructures and SOI based fabrication. 
5. (c) Microstructures for "sniffer" Sensors 
The design for a sensor that is sensitive to 
molecules in the vapour phase has been enabled by 
fabrication techniques compatible with standard 
semiconductor process techniques up to the point at which 
the polypyrrole sensor layers are applied. 
These examples of research into sensor 
technologies demonstrate the continuing opportunities 
afforded by adapting silicon technologies. 
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